Adoption Stories

 __________________________________________________________________________________________________________________________________

Cadence Design Systems
New! OVM Verification IP Makes Your SystemVerilog Verification Significantly More Productive
Virtual Corporations: The "Collaborate to Innovate" Imperative
Cadence Expands Enterprise Verification IP Portfolio by 5X to Provide Industry's Broadest OVM Multi-language Offering
OCP-IP Announces Support for Cadence's Assertion Based OCP Protocol Verification IP


CAST
New! IP Core Integration using OCP: A PCI Express Example

CoWare
OCP-based Programmable Accelerator Design
DAFCA
OCP Performance Monitoring with Automated Insertion of Programmable Instruments

Denali Software
OCP-IP Compliance for Databahn™ Memory Controller Cores
OCP-based Memory Controller IP Offers Optimal Power and Performance Requirements for 3G Applications

Digital Media Professionals
3D Graphics Hardware IP Uses OCP Bus Interface

Duolog Technologies
Tracking SoC Performance

eASIC
How to Implement a Digital Oscilloscope in Structured ASIC Fabric

eInfochips
Scalable Verification Environment Using OCP Compliant Cores and eRM Compliant eVCs

ENSTA ParisTech
Fast Design Productivity for Embedded Multiprocessor through Multi-FPGA Emulation: The case of a 48-way Multiprocessor with NOC

HDL Dynamics
New!Integrating Nexus 5001 an 1149.7 with OCP-IP Debug
OCP System In-Silicon Instrumentation Solutions - More Than Just Trace


Intel
Intel Targets WiMAX with Software Radio Device
  Jasper Design Automation  
  New! OCP and Verification of Configurable OCP Interfaces
   
 Jetstream Media Technologies
 Video Effects IP Core For Hi-Def DVD recorders, Camcorders and Set-tops Speeds Design With OCP Interfaces

Kawasaki Microelectronics
K-Micro Announces Availability of CatsEye Development Systems
K-Micro Adopts OCP Interconnect in SoC for a Multi-function Printer

Leiden University
Leiden Adopts OCP-IP
Magillem
 Magillem and Sonics Announce Joint Donation of IP-XACT Support of OCP Protocols to OCP-IP

Mentor Graphics

OCP 2.2 MVC Accelerates Verification Productivity

OCP-IP Announces Availability of Mentor Graphics CheckerWare Library of Verification IP


Mercury Computer Systems
OpenCPI- Open Component Portability Infrastructure
Applying Open Standards to FPGA Interfaces

MIPS Technologies
New! Introducing the MIPS32 1004K Coherent Processing System
Leveraging OCP for Cache Coherent Traffic Within an Embedded Multi-core Cluster
MIPS Combines Multi-threading with Coherent Multicore IP


Nascentric
Better Products, Happier Customers with Current-Based Simulation/Verification and the Open Core Protocol


Nokia
PSL Verification Package for the Open Core Protocol
PLS Development Tools
Multicore - A New Challenge for Debugging

Pontifícia Universidade Católica do Rio Grande do Sul
OCP and the Brazil IP Project


Realtek Semiconductor Corporation

On-chip Interconnection Design and SoC Integration with OCP


Siemens
Can You Afford Not to Have a Platform Strategy?

Sonics
Multi-DRAM Systems
OCP socket modelling with TLM- 2.0
OCP-IP Checker


SpringSoft
OCP Standard Debug Interface Specification


Synopsys
The best of both worlds: Optimizing OCP slave memory behavior
Using the Default Slave Memory provided with the DesignWare Verification IP
OCP-IP Standardizes on Synopsys' DesignWare Verification IP for OCP-IP's CoreCreator Verification Toolset


Tampere University of Technology
Tampere adopts OCP


Technical University of Denmark
University Corner

Texas Instruments
Adding support for power management in OCP
TI Unveils Multi-Core OMAP 4
Formal Verification of OCP-based IPs Using Cadence's OCP VIP Library


Toshiba
OCP Interconnect Interface for SoC – Verification for the Implementation of Embedded Processors
SuperCompanionChip with Audio Visual Interface for Cell Processor

UC Berkeley
OCP and UC Berkeley's Department of EECS


University of British Columbia
Destination Network on Chip


VDEC
STEP- Automated Synthesis of On-Chip-Bus Protocol Transducers
VLSI Design and Education Center Joins OCP-IP

Verilab
OCP Profiles and Transactions

VTT Electronics 
University Corner 

YogiTech
OCP VIP: A Cost Effective and Robust Qualification Process
A Methodology for Verifying OCP Interfaces

If your organization would like to be featured in OCP-IP's Adoption Stories, please e-mail admin@ocpip.org.