## **UVM 1.0 Errata Documentation**

This errata document details the Natural Doc (API) changes found in the latest Base Class Library (BCL) release relative to the officially approved Accellera UVM 1.0 spec. The intention of this document is to aid developers utilizing this version of the release so that a very clear set of changes are described.

The UVM committee within Accellera provides four documents for the community.

- 1. An officially sanctioned and Accellera approved standards document, also known as our API Reference Guide which describes the UVM feature by feature in API format. This is considered a specification document for the UVM and anyone can use it to create their own implementation (should they choose).
- 2. A BCL implementation of the UVM. This is implemented in SystemVerilog and is a set of base classes and utilities put together to enable the creation of test environments.
- 3. A User's Guide. This details an overview of the UVM, what it contains, how it should be used, and methodology recommendations to enable VIP reuse.
- 4. An Errata document. Describes API changes made in the current release of the BCL relative to the officially approved standard.

We decided as a committee to release the BCL, UG, and Errata document more often than the standards document. This would allow the UVM implementation and User's Guide to be more nimble, responsive, and fluid according to end user needs. This also required however that we detail any changes in the API Natural Docs relative to the approved standard so that EDA companies, 3<sup>rd</sup> party vendors, and end user developers understood the differences.

For this version of errata it is based on the Accellera approved UVM 1.0 version approved on February 18<sup>th</sup>, 2011. This API spec can be found here:

http://www.accellera.org/activities/vip/

And is called the "Class Reference Manual".

The formatting for this Errata document is as follows:

Text shown crossed and red removes existing material. <u>Text shown</u> <u>underlined and blue</u> adds new material without disturbing the existing material.

This document is organized according to the main chapters found in the API UVM spec.

# Base:

#### CHANGE SET #1: Add to uvm\_transaction.

**BCL LOCATION**: distrib/src/base/uvm\_transaction.svh **PDF LOCATION**: page 22

The uvm\_transaction class is the root base class for UVM transactions. Inheriting all the methods of uvm\_object, uvm\_transaction adds a timing and recording interface.

<u>Use of the class *uvm\_transaction* as a base for user-defined transactions is deprecated. Its subtype, uvm\_sequence\_item, shall be used as the base class for all user-defined transaction types.</u>

)

#### CHANGE SET #2: Add default values to uvm\_phase::new()

**LOCATION**: distrib/src/base/uvm\_phases.svh **PDF LOCATION**: page 55

new

function new(string name = "uvm\_phase", uvm\_phase\_type phase\_type = UVM\_PHASE\_SCHEDULE, uvm\_phase parent = null

#### CHANGE SET #3: Change uvm\_phase::find()

**LOCATION**: distrib/src/base/uvm\_phases.svh **PDF LOCATION**: page 56

#### find

function uvm\_phase find(<u>uvm\_phase phase string\_name</u>,

|--|

Locate the phase node with the specified *phase* IMP and return its handle. With *stay in scope* set, searches only within this phase's schedule or domain.

Locate a phase node with the specified *name* and return its handle. Look first within the current schedule, then current domain, then global

# CHANGE SET #4: Replace uvm\_phase::add\_phase() and add\_schedule() with add()

**LOCATION**: distrib/src/base/uvm\_phases.svh **PDF LOCATION**: page 57

#### <u>add</u>

<u>function void add(u</u> u uu uu uu	vm_phase_phase,	)
<u>Build up a schedule</u> <u>Phases can be adde</u> <u>phase</u>	structure inserting phase by phase, specifying linkage d anywhere, in series or parallel with existing nodes handle of singleton derived imp containing actual functor. by default the new phase is appended to the schedule	
<u>with phase</u>	specify to add the new phase in parallel with this one	
<u>after phase</u>	specify to add the new phase as successor to this one	
<u>before phase</u>	specify to add the new phase as predecessor to this one	

#### add schedule

-Build up schedule structure by adding another schedule flattened within it.

Inserts a schedule structure hierarchically within the enclosing schedule's
 graph. It is essentially flattened graph-wise, but the hierarchy is preserved
 by the 'm\_parent' handles which point to that schedule's begin node.

with\_phase - specify to add the schedule in parallel with this phase node

- after\_phase - specify to add the schedule as successor to this phase node

before\_phase - specify to add the schedule as predecessor to this phase node

#### add phase

Build up a schedule structure inserting phase by phase, specifying linkage

Phases can be added	anywhere, in series or parallel with existing nodes
<del>phase</del>	handle of singleton derived imp containing actual functor.
	by default the new phase is appended to the schedule
-with_phase	specify to add the new phase in parallel with this one
-after phase	specify to add the new phase as successor to this one
-before_phase	specify to add the new phase as predecessor to this one

#### CHANGE SET #5: Add 'hier' arg with default value=0 to uvm\_phase::get\_schedule()

**LOCATION**: distrib/src/base/uvm\_phases.svh **PDF LOCATION**: page 58

#### get\_schedule

function uvm\_phase get\_schedule(bit hier = 0)

Returns the topmost parent schedule node, if any, for hierarchical graph traversal

#### CHANGE SET #6: Add 'hier' arg with default value=0 to uvm\_phase::get\_schedule\_name() plus additional changes

**LOCATION**: distrib/src/base/uvm\_phases.svh **PDF LOCATION**: page 58

get\_schedule\_name

function string get\_schedule\_name(bit hier = 0)

Returns the schedule name associated with this phase node

Accessor to return the schedule name associated with this schedule

CHANGE SET #7: Add the following methods in uvm\_phases:

- find\_by\_name()
- get\_full\_name()
- get\_domain()
- get\_imp()
- get\_domain\_name()

**LOCATION**: distrib/src/base/uvm\_phases.svh **PDF LOCATION**: N/A

find by name

function uvm phase find by name(string name,

bit stay in scope = 1

)

Locate a phase node with the specified *name* and return its handle. With *stay in scope* set, searches only within this phase's schedule or domain.

get full name

virtual function string get\_full\_name()

Returns the full path from the enclosing domain down to this node. The singleton IMP phases have no hierarchy.

get domain

function uvm domain get domain()

Returns the enclosing domain

get imp

function uvm phase get\_imp()

<u>Returns the phase implementation for this this node.</u> Returns null if this phase type is not a <u>UVM PHASE LEAF NODE.</u>

get domain name

function string get\_domain\_name()

Returns the domain name associated with this phase node

CHANGE SET #8: Add to sync and unsync relationship to uvm\_phase before the description of the sync function. Change sync and unsync API's:

**LOCATION**: distrib/src/base/uvm\_phases.svh **PDF LOCATION**: page 59

#### sync and unsync

Add soft sync relationships between nodes

#### Summary of usage

target::sync(.source(domain)

[,.phase(phase)[,.with phase(phase)]]);

target::unsync(.source(domain)

[,.phase(phase)[,.with phase(phase)]]);

<u>Components in different schedule domains can be phased independently or in sync with</u> <u>each other. An API is provided to specify synchronization rules between any two domains.</u> <u>Synchronization can be done at any of three levels:</u>

- the domain's whole phase schedule can be synchronized
- <u>a phase can be specified, to sync that phase with a matching counterpart</u>
- <u>or a more detailed arbitrary synchronization between any two phases</u>

Each kind of synchronization causes the same underlying data structures to be managed. Like other APIs, we use the parameter dot-notation to set optional parameters. When a domain is synced with another domain, all of the matching phases in the two domains get a 'with' relationship between them. Likewise, if a domain is unsynched, all of the matching phases that have a 'with' relationship have the dependency removed. It is possible to sync two domains and then just remove a single phase from the dependency relationship by unsyncing just the one phase.

sync				
function void sync(	uvm_domain uvm_phase uvm_phase	target, phase with_phase	= null, = null	)

Synchonize two domains, fully or partially

target	handle of target domain to synchronize this one to
phase	optional single phase in this domain to synchronize, otherwise sync all
with_phase	optional different target-domain phase to synchronize with <u>, otherwise</u> use phase in the target domain

)

#### unsync

function void unsync(uvm\_domain target,

Remove synchronization between two domains, fully or partially

target	handle of target domain to remove synchronization from
phase	optional single phase <u>in this domain</u> to un-synchronize, otherwise unsync all
with_phase	optional different target-domain phase to un-synchronize with, otherwise use phase in the target domain

#### CHANGE SET #9: Add to uvm\_domain.

**BCL LOCATION**: distrib/src/base/uvm\_phases.svh **PDF LOCATION**: page 61

# uvm\_domain

Phasing schedule node representing an independent branch of the schedule. Handle used to assign domains to components or hierarchies in the testbench

#### Summary

uvm_domain	
Phasing schedule node	representing an independent branch of the schedule.
Class Hierarchy	
uvm_void uvm_object uvm_phase <b>uvm_domain</b>	
Class Declaration	main extends uum phase
	main extends uvm_phase
Methods	
get_domains	Provies a list of all domains in the provided <i>domains</i> argument.
<u>get uvm schedule</u> get common domain	<u>Get the "common" domain, which consists of the common phases that all</u> <u>components execute in sync with each other.</u> Get the common domain objection which consists of the common phases that all components executed together (build, connect,, report, final).
add uvm phases	Appends to the given schedule the built-in UVM phases.
<u>get uvm domain</u>	Get a handle to the singleton uvm domain
new	Create a new instance of a phase domain.
METHODS	

get domains

static function void get domains(output uvm domain domains[string])

Provies a list of all domains in the provided *domains* argument.

get uvm schedule

static function uvm\_phase get\_uvm\_schedule()

get common domain

static function uvm domain get common domain()

<u>Get the "common" domain, which consists of the common phases that all components</u> <u>execute in sync with each other. Phases in the "common" domain are build, connect,</u> <u>end of elaboration, start of simulation, run, extract, check, report, and final. Get the</u> <u>common domain objection which consists of the common phases that all components</u> <u>executed together (build, connect, ..., report, final).</u>

add uvm phases

static function void add uvm phases(uvm phase schedule)

Appends to the given schedule the built-in UVM phases.

get uvm domain

static function uvm\_domain get\_uvm\_domain()

Get a handle to the singleton uvm domain

new

function new(string name)

Create a new instance of a phase domain.

# TLM:

#### CHANGE SET #11: Change uvm\_pair as follows:

**BCL LOCATION**: distrib/src/comps/uvm\_pair.svh **PDF LOCATION**: page 347

## uvm\_pair classes

This section defines container classes for handling value pairs. **Contents** 

uvm_pair classes	This section defines container classes for handling value pairs.
<u>uvm_class_pair</u> uvm_pair #(T1,T2)	Container holding handles to two objects whose types are specified by the type parameters, T1 and T2.
uvm_built_in_pair #(T1,T2)	Container holding two variables of built-in types (int, string, etc.)

# uvm class pair uvm\_pair #(T1,T2)

Container holding handles to two objects whose types are specified by the type parameters, T1 and T2.

#### Summary

#### uvm\_class\_pair uvm\_pair #(T1,T2)

Container holding handles to two objects whose types are specified by the type parameters, T1 and T2.

Class Hierarchy

<u>uvm void</u>

<u>uvm object</u>

```
uvm_class_pair#(T1,T2)
```

Class Declaration

class uvm\_class\_pair #( \_\_\_\_type T1 = int, \_\_\_\_ T2 = T1 ) extends uvm\_object

Variables

T1 first	The handle to the first object in the pair
T2 second	The handle to the second object second variable in the pair
Methods	
new	Creates an instance that holds a handle to two objects of uvm_pair that holds two
	<del>built in type values</del> .

### VARIABLES

#### T1 first

Tl first

The handle to the first object in the pair

T2 second

T2 second

The <u>handle to the second object</u> second variable in the pair

**M**ETHODS

new

Creates an instance <u>that holds a handle to two\_objects</u> of <u>uvm\_pair that holds two built-in</u> type values. The optional name argument gives a name to the new pair object.

)

# uvm\_built\_in\_pair #(T1,T2)

Container holding two variables of built-in types (int, string, etc.). The types are specified by the type parameters, T1 and T2.

#### Summary

#### uvm\_built\_in\_pair #(T1,T2)

Container holding two variables of built-in types (int, string, etc.)

**Class Hierarchy** 

uvm\_void uvm\_object uvm\_transaction uvm\_built\_in\_pair#(T1,T2)

Class Declaration

class uvm\_built\_in\_pair #(
 type T1 = int,
 T2 = T1
) extends <u>uvm\_object</u> uvm\_transaction

 Variables

 T1 first
 The first value in the pair

 T2 second
 The second value in the pair

 Methods
 The second value in the pair

 New
 Creates an instance that holds two built-in type values of uvm\_pair that holds a handle to two elements, as provided by the first two arguments.

#### **VARIABLES**

<u>T1 first</u>

T1 first

The first value in the pair

T2 second

T2 second

The second value in the pair

## **METHODS**

new

function new (string name = ""

Creates an instance <u>that holds two built-in type values</u> of <u>uvm\_pair that holds two built-in</u> type values. The optional name argument gives a name to the new pair object.

)

#### CHANGE SET #12: Change uvm\_tlm\_generic\_payload as follows.

**BCL LOCATION**: distrib/src/tlm2/tlm2\_generic\_payload.svh **PDF LOCATION**: page 243, 244

The elements in the byte enable array shall be interpreted as follows. A value of  $\frac{8'h00}{9}$  shall indicate that that corresponding byte is disabled, and a value of  $\frac{8'hFF}{1}$  shall indicate that the corresponding byte is enabled.

(...)

If the byte enable pointer <u>is not empty</u> is non-null, the target shall either implement the semantics of the byte enable as defined below or shall generate a standard error response. The recommended response status is UVM\_TLM\_BYTE\_ENABLE\_ERROR\_RESPONSE.

#### CHANGE SET #13: Change uvm\_component as follows.

**BCL LOCATION**: distrib/src/base/uvm\_component.svh **PDF LOCATION**: starting on page 289

Phasing Interface	These methods implement an interface which allows all components to step through a standard schedule of phases, or a customized schedule, and also an API to allow independent phase domains which can jump like state machines to reflect behavior e.g.
build_phase	The Pre-Defined Phases::uvm_build_phase phase implementation

	method.
connect_phase	The Pre-Defined Phases:: <u>uvm_connect_phase</u> phase implementation method.
end_of_elaboration_phase	The Pre-Defined Phases:: <u>uvm_</u> end_of_elaboration_phase phase implementation_method.
start_of_simulation_phase	The Pre-Defined Phases:: <u>uvm_start_of_simulation_phase</u> phase implementation method.
run_phase	The Pre-Defined Phases::uvm_run_phase phase implementation method.
pre_reset_phase	The Pre-Defined Phases:: <u>uvm_pre_reset_phase</u> phase implementation method.
reset_phase	The Pre-Defined Phases:: <u>uvm_reset_phase</u> phase implementation method.
post_reset_phase	The Pre-Defined Phases:: <u>uvm_post_reset_phase</u> phase implementation method.
pre_configure_phase	The Pre-Defined Phases:: <u>uvm_pre_configure_phase</u> phase implementation method.
configure_phase	The Pre-Defined Phases:: <u>uvm_configure_phase</u> phase implementation method.
post_configure_phase	The Pre-Defined Phases:: <u>uvm_post_configure_phase</u> phase implementation method.
pre_main_phase	The Pre-Defined Phases:: <u>uvm_pre_main_phase</u> phase implementation method.
main_phase	The Pre-Defined Phases:: <u>uvm_main_phase</u> phase implementation method.
post_main_phase	The Pre-Defined Phases:: <u>uvm_post_main_phase</u> phase implementation method.
pre_shutdown_phase	The Pre-Defined Phases:: <u>uvm_pre_shutdown_phase</u> phase implementation method.
shutdown_phase	The Pre-Defined Phases:: <u>uvm_shutdown_phase</u> phase implementation method.
post_shutdown_phase	The Pre-Defined Phases:: <u>uvm_post_shutdown_phase</u> phase implementation method.
extract_phase	The Pre-Defined Phases:: <u>uvm_extract_phase</u> phase implementation method.
check_phase	The Pre-Defined Phases:: <u>uvm_check_phase</u> phase implementation method.
report_phase	The Pre-Defined Phases:: <u>uvm_report_phase</u> phase implementation method.
final_phase	The Pre-Defined Phases:: <u>uvm_final_phase</u> phase implementation method.
phase_started	Invoked at the start of each phase.
phase_ended	Invoked at the end of each phase.

(...)

#### build\_phase

virtual function void build\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_build\_phase</u> phase implementation method.

(...)

#### connect\_phase

virtual function void connect\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_</u>connect\_phase phase implementation method.

(...)

#### end\_of\_elaboration\_phase

virtual function void end\_of\_elaboration\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_</u>end\_of\_elaboration\_phase phase implementation method.

(...)

#### start\_of\_simulation\_phase

virtual function void start\_of\_simulation\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_start\_of\_simulation\_phase</u> phase implementation method.

(...)

#### run\_phase

virtual task run\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_</u>run\_phase phase implementation method.

(...)

#### pre\_reset\_phase

virtual task pre\_reset\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_pre\_reset\_phase</u> phase implementation method.

(...)

#### reset\_phase

virtual task reset\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_</u>reset\_ph<u>ase</u> phase implementation method.

(...)

post\_reset\_phase

virtual task post\_reset\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_post\_reset\_phase</u> phase implementation method.

(...)

#### pre\_configure\_phase

virtual task pre\_configure\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_pre\_configure\_phase</u> phase implementation method.

(...)

#### configure\_phase

virtual task configure\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_</u>configure\_ph<u>ase</u> phase implementation method.

(...)

#### post\_configure\_phase

virtual task post\_configure\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_post\_configure\_phase</u> phase implementation method.

(...)

#### pre\_main\_phase

virtual task pre\_main\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_pre\_main\_phase</u> phase implementation method.

(...)

#### main\_phase

virtual task main\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_main\_phase</u> phase implementation method.

(...)

post\_main\_phase

virtual task post\_main\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_post\_main\_phase</u> phase implementation method.

(...)

#### pre\_shutdown\_phase

virtual task pre\_shutdown\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_pre\_shutdown\_phase</u> phase implementation method.

(...)

shutdown\_phase

virtual task shutdown\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_</u>shutdown\_phase phase implementation method.

(...)

#### post\_shutdown\_phase

virtual task post\_shutdown\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_post\_shutdown\_phase</u> phase implementation method.

(...)

#### extract\_phase

virtual function void extract\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_</u>extract\_phase phase implementation method.

(...)

#### check\_phase

virtual function void check\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_check\_phase</u> phase implementation method.

(...)

#### report\_phase

virtual function void report\_phase(uvm\_phase phase)

The Pre-Defined Phases::uvm report phase phase implementation method.

(...)

#### final\_phase

virtual function void final\_phase(uvm\_phase phase)

The Pre-Defined Phases::<u>uvm\_final\_phase</u> phase implementation method.

# **Components:**

#### CHANGE SET #14: Change uvm\_component::set\_domain()

BCL LOCATION: distrib/src/base/uvm component.svh **PDF LOCATION:** page 301

#### set domain

function void set\_domain(uvm\_domain domain, int

hier = 1 )

Apply a phase domain to this component and, if *hier* is set, recursively to all its children (by default, also to it's children).

Calls the virtual define domain method, which derived components can override to augment or replace the domain definition of ita base class.

Get a copy of the schedule graph for this component base class as defined by virtual define\_phase\_schedule(), and add an instance of that to our domain branch in the master phasing schedule graph, if it does not already exist.

CHANGE SET #15: Delete uvm\_component::get\_schedule()

**BCL LOCATION**: distrib/src/base/uvm\_component.svh **PDF LOCATION:** page 301

<del>get schedule</del>

function uvm domain get schedule()

Return handle to the phase schedule graph that applies to this component

# CHANGE SET #16: Replace uvm\_component::define\_phase\_schedule() with define\_domain()

**BCL LOCATION**: distrib/src/base/uvm\_component.svh **PDF LOCATION**: page 301

#### define domain

virtual protected function void define domain(uvm domain domain)

Builds custom phase schedules into the provided *domain* handle.

This method is called by set domain, which integrators use to specify this component belongs in a domain apart from the default 'uvm' domain.

<u>Custom component base classes requiring a custom phasing schedule can augment or replace the domain definition they inherit by overriding <defined domain>. To augment, overrides would call super.define domain(). To replace, overrides would not call super.define domain().</u>

The default implementation adds a copy of the *uvm* phasing schedule to the given *domain*, if one doesn't already exist, and only if the domain is currently empty.

<u>Calling set domain with the default *uvm* domain (see <uvm domain::get uvm domain>)</u> on a component with no *define domain* override effectively reverts the that component to using the default *uvm* domain. This may be useful

If a branch of the testbench hierarchy defines a custom domain, but some child sub-branch should remain in the default *uvm* domain, call set domain with a new domain instance handle with *hier* set. Then, in the sub-branch, call set domain with the default *uvm* domain handle, obtained via uvm domain::get uvm domain().

Alternatively, the integrator may define the graph in a new domain externally, then call set domain to apply it to a component.

#### define\_phase\_schedule

virtual protected function uvm\_phase define phase schedule(uvm\_domain\_domain\_ string name

Builds and returns the required phase schedule subgraph for this component base Here we define the structure and organization of a schedule for this component base type (uvm\_component). We give that schedule a name (default 'uvm') and return a handle to it to the caller (either the set\_domain() method, or a subclass's define\_phase\_schedule() having called super.define\_phase\_schedule(), ready to be added into the main schedule graph.

Custom component base classes requiring a custom phasing schedule to augment or replace the default UVM schedule can override this method. They can inherit the parent schedule and build on it by calling super.define\_phase\_schedule(MYNAME) or they can create a new schedule from scratch by not calling the super method.

CHANGE SET #17: Change uvm\_component::stop() to stop\_phase() as follows: BCL LOCATION: distrib/src/base/uvm\_component.svh PDF LOCATION: page 303

#### stop<u>phase</u>

virtual task stop\_phase(uvm\_phase phase string ph\_name)

The stop\_phase task is called when this component's enable\_stop\_interrupt bit is set and <global\_stop\_request> is called during a task-based phase, e.g., run.

Before a phase is abruptly ended, e.g., when a test deems the simulation complete, some components may need extra time to shut down cleanly. Such components may implement stop\_phase to finish the currently executing transaction, flush the queue, or perform other cleanup. Upon return from stop\_phase, a component signals it is ready to be stopped.

The *stop\_phase* method will not be called if <u>enable\_stop\_interrupt</u> is 0.

The default implementation is empty, i.e., it will return immediately.

This method should never be called directly.

# CHANGE SET #18: Add new method uvm\_component::phase\_ready\_to\_end() after phase\_started() and before phase\_ended().

**BCL LOCATION**: distrib/src/base/uvm\_component.svh **PDF LOCATION**: page 300

#### phase ready to end

virtual function void phase ready to end (uvm phase phase)

Invoked when all objections to ending the given *phase* have been dropped, thus indicating that *phase* is ready to end. All this component's processes forked for the given phase will be killed upon return from this method. Components needing to consume delta cycles or advance time to perform a clean exit from the phase may raise the phase's objection.

phase.raise objection(this,"Reason");

This effectively resets the wait-for-all-objections-dropped loop for *phase*. It is the responsibility of this component to drop the objection once it is ready for this phase to end (and processes killed).

# Macros:

CHANGE SET #19: Remove macros related to new uvm\_sequence\_library class, which are not yet part of the approved standard. BCL LOCATION: distrib/macros/uvm\_sequence\_defines.svh PDF LOCATION: page 378

# SEQUENCE LIBRARY -`uvm\_add\_to\_sequence\_library -`uvm\_sequence\_library\_utils -`uvm\_sequence\_library\_utils -`uvm\_sequence\_library\_utils -`to the <uvm\_sequence\_library> class.

# **Globals:**

CHANGE SET #20: Replace Enumerates for uvm\_phase\_type in GLOBALS: BCL LOCATION: distrib/src/base/uvm\_object\_globals.svh PDF LOCATION: page 603

#### uvm\_phase\_type

This is an attribute of a uvm phase object which defines the phase type.

<u>UVM PHASE IMP</u>	The phase object is used to traverse the component
	hierarchy and call the component phase method as well as
	the phase started and phase ended callbacks. These
	nodes are created by the phase macros,
	<u>`uvm builtin task phase, `uvm builtin topdown phase,</u>
	and `uvm builtin bottomup phase. These nodes
	represent the phase type, i.e. uvm run phase,
	<u>uvm main phase.</u>

<u>UVM PHASE NODE</u>	The object represents a simple node instance in the graph. These nodes will contain a reference to their corresponding IMP object.
<u>UVM PHASE SCHEDULE</u>	The object represents a portion of the phasing graph, typically consisting of several NODE types, in series, parallel, or both.
<u>UVM_PHASE_TERMINAL</u>	This internal object serves as the termination NODE for a SCHEDULE phase object.
<u>UVM PHASE DOMAIN</u>	This object represents an entire graph segment that executes in parallel with the 'run' phase. Domains may define any network of NODEs and SCHEDULEs. The built-in domain, <i>uvm</i> , consists of a single schedule of all the run- time phases, starting with <i>pre reset</i> and ending with <i>post_shutdown</i> .

Every phase we define has a type. It is used only for information, as the type behavior is captured in three derived classes uvm\_task/topdown/bottomup\_phase.

UVM\_PHASE\_TASK - The phase is a task-based phase, a fork is done for
 each participating component and so the traversal order is arbitrary

UVM\_PHASE\_TOPDOWN - The phase is a function phase, components are
 traversed from top-down, allowing them to add to the component tree
 as they go.

UVM\_PHASE\_BOTTOMUP - The phase is a function phase, components are
 traversed from the bottom up, allowing roll-up / consolidation
 functionality.

UVM\_PHASE\_ENDSCHEDULE\_NODE - The phase is not an imp, but a dummy
 phase graph node representing the end of a VIP schedule of phases