|
OCP Related Services
To submit an OCP compliant listing click here.
Services
| Provider |
Description |
Available Services |
Contact |
| Doulos |
Independent language & methodology training development & delivery for SoC, FPGA & ASIC design & verification |
The most up-to-date and complete project preparation available for SystemC, SystemVerilog, e, PSL, VHDL and Verilog. Public courses scheduled regularly in the USA and Europe. In-house and customised training delivered world-wide. |
info@doulos.com |
| eInfochips |
eInfochips Inc., based in Santa Clara, is a leading provider of ASIC design services, embedded systems solutions and IP cores. A partial list of customers includes Broadcom, LSI Logic, Cisco, Sun Microsystems, Philips, IDEO and Northrup Grumman. |
Conversion of legacy IP to an OCP interface, creation of new IP with an OCP interface, verification of OCP compliant interfaces (IPs), reference model development for OCP and Verification Component development. |
Rohit Dubey
rohit@einfochips.com |
| HDL Design House |
HDL Design House is a chip and system design house providing SoC, ASIC, and FPGA solutions, from specification to fully tested silicon by combining state-of-the-art technologies, tools and design and verification methodologies. |
HDL DH provides SoC design and verification services. HDL DH is developing IP cores as well as eVC. Visit the HDL Design House Web site to see the latest products available. |
Predrag Markovic
HDL Design House
p-markovic@hdl-dh.com |
| Magillem Design Services |
|
Magillem helps companies to implement IP-XACT:
Semiconductor manufacturers: migration of the database and the design flow
EDA vendors: IP-XACT layer of the tools interfaces
IP providers: IP metadata description and configuration nutshell Magillem audit the existing industrial flow and propose a work plan to adapt engineers to IP-XACT. We assess and verify the full compatibility of tools interfaces into a flow testbench. Magillem tests the IP deliverables against a benchmark using its IP-XACT PACKAGER and check IP integration properties onto a test system. |
Geday
+33.1.40.21.35.50
geday@magillem.com |
| Sonics |
Sonics, Inc. is a premier developer of smart intellectual property (IP) products that dramatically accelerate complex SoC design times while minimizing risk. The Sonics Methodology and Architecture for Rapid Time-to market (SMART ) initiative is a comprehensive collection of products, services and partnerships to ensure customers successfully develop more capable devices with lower power consumption and lower cost while achieving more SoC complexity faster. |
Check Web site |
Phil Casini
650-605-6131
pcasini@sonicsinc.com |
| YogiTech |
Flexibility and configurability are main features of OCP and they represent the main challenge for design and verification of OCP interfaces. Moreover IP validation can be very time consuming if not supported by expert verification engineers and powerful and efficient methodology. YogiTech's relevant experience in design and verification of OCP-based subsystem and modules, along with the adoption of Specman Elite and OCP 2.0 eVC can guarantee high quality products and effective time-to-market. |
Design and integration of OCP bridges and interfaces, verification plan drafting, verification of OCP-based systems and modules, and development of customized verification environment based on Specman Elite methodology. |
Natale Barsotti
natale.barsotti@yogitech.com |
 |
ASIC
To submit an OCP compliant listing click
here.
ASIC
| Part # |
Description |
Company Name |
Contact |
| F2000 |
0.13m Structured ASIC. 2000K ASIC Gates, 2.9 Mbits Memory, 8 PLLs, 650 I/O |
eASIC Corporation |
Sales.Support
408-879- 9400
info@easic.com |
| F3000 |
0.13 Structured ASIC. 3000K ASIC Gates, 5.8Mbits Memory, 8 PLLs, 800 I/O |
eASIC Corporation |
Sales.Support
408-879- 9400
info@easic.com |
| FA250 |
0.13m Structured ASIC. 250K ASIC Gates, 448Kbits Memory, 2 PLLs, 150 I/O |
eASIC Corporation |
Sales.Support
408-879- 9400
info@easic.com |
| FA250L |
0.13m Structured ASIC. 250K ASIC Gates, 256Kbits Memory, 1 PLL, 150 I/O |
eASIC Corporation |
Sales.Support
408-879- 9400
info@easic.com |
| FA600 |
0.13m Structured ASIC. 600K ASIC Gates, 1Mbits Memory, 4 PLLs, 350 I/O |
eASIC Corporation |
Sales.Support
408-879- 9400
info@easic.com |
| T6TC1XB-0001 |
ARM926 Network Controller |
Toshiba |
Steve Williams
408-404-6751
steve.williams@glb.toshiba.co.jp |
 |
|
