

# Universal Verification Methodology (UVM) 1.0 Class Reference

February 2011

Copyright<sup>©</sup> 2010 - 2011 Accellera. All rights reserved. Accellera Organization, 1370 Trancas Street #163, Napa, CA 94558, USA.

#### Notices

Accellera Standards documents are developed within Accellera and the Technical Committees of Accellera Organization, Inc. Accellera develops its standards through a consensus development process, approved by its members and board of directors, which brings together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not necessarily members of Accellera and serve without compensation. While Accellera administers the process and establishes rules to promote fairness in the consensus development process, Accellera does not independently evaluate, test, or verify the accuracy of any of the information contained in its standards.

Use of an Accellera Standard is wholly voluntary. Accellera disclaims liability for any personal injury, property or other damage, of any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or indirectly resulting from the publication, use of, or reliance upon this, or any other Accellera Standard document.

Accellera does not warrant or represent the accuracy or content of the material contained herein, and expressly disclaims any express or implied warranty, including any implied warranty of merchantability or suitability for a specific purpose, or that the use of the material contained herein is free from patent infringement. Accellera Standards documents are supplied "AS IS."

The existence of an Accellera Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of an Accellera Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change due to developments in the state of the art and comments received from users of the standard. Every Accellera Standard is subjected to review periodically for revision and update. Users are cautioned to check to determine that they have the latest edition of any Accellera Standard.

In publishing and making this document available, Accellera is not suggesting or rendering professional or other services for, or on behalf of, any person or entity. Nor is Accellera undertaking to perform any duty owed by any other person or entity to another. Any person utilizing this, and any other Accellera Standards document, should rely upon the advice of a competent professional in determining the exercise of reasonable care in any given circumstances.

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of Accellera, Accellera will initiate action to prepare appropriate responses. Since Accellera Standards represent a consensus of concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason, Accellera and the members of its Technical Committees are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration.

Comments for revision of Accellera Standards are welcome from any interested party, regardless of membership affiliation with Accellera. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Comments on standards and requests for interpretations should be addressed to:

> Accellera Organization 1370 Trancas Street #163 Napa, CA 94558 USA

Note: Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. Accellera shall not be responsible for identifying patents for which a license may be required by an Accellera standard or for conducting inquiries into the legal validity or scope of those patents that are brought to its attention.

Accellera is the sole entity that may authorize the use of Accellera-owned certification marks and/or trademarks to indicate compliance with the materials set forth herein.

Authorization to photocopy portions of any individual standard for internal or personal use must be granted by Accellera Organization, Inc., provided that permission is obtained from and any required fee is paid to Accellera. To arrange for authorization please contact Lynn Horobin, Accellera, 1370 Trancas Street #163, Napa, CA 94558, phone (707) 251-9977, e-mail lynn@accellera.org. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained from Accellera.

Suggestions for improvements to the UVM 1.0 Class Reference are welcome. They should be sent to the VIP email reflector

vip-tc@lists.accellera.org

The current Working Group's website address is

www.accellera.org/activities/vip

# Contents

Overview
Scope
Purpose
Normative References
Definitions, Acronyms, and Abbreviations 2
Definitions
Acronyms and Abbreviations
Classes and Utilities
Base
Overview
uvm_void
uvm_object
uvm_transaction
uvm_root
uvm_port_base
Phasing
Reporting
Overview
uvm_report_object
uvm_report_handler
uvm_report_server
uvm_report_catcher
Factory
Overview
uvm_*_registry
uvm_factory
Configuration and Resources 106
Overview
uvm_resource
uvm_resource_db 125
uvm_config_db 128
Sequencers
Overview
uvm_sequencer_base 133
uvm_sequencer_param_base

uvm_sequencer	143
uvm_push_sequencer	145
Sequences	147
Overview	147
uvm_sequence_item	148
uvm_sequence_base	153
uvm_sequence	165
Synchronization	167
Overview	167
uvm_event	168
uvm_event_callback	172
uvm_barrier	174
uvm_objection	177
uvm_heartbeat	187
Containers	190
Overview	190
uvm_pool	191
uvm_queue	196
TLM	199
Overview	199
TLM1	201
Overview	
	201
Interfaces	
Interfaces Ports	209
	209 213
Ports	209 213 216
Ports	209 213 216 219
Ports Exports Imps	209 213 216 219 222
Ports Exports Imps Analysis Ports	<ul> <li>209</li> <li>213</li> <li>216</li> <li>219</li> <li>222</li> <li>225</li> </ul>
Ports Exports Imps Analysis Ports FIFO	<ul> <li>209</li> <li>213</li> <li>216</li> <li>219</li> <li>222</li> <li>225</li> <li>229</li> </ul>
Ports Exports Imps Analysis Ports FIFO FIFO Base	<ul> <li>209</li> <li>213</li> <li>216</li> <li>219</li> <li>222</li> <li>225</li> <li>229</li> <li>232</li> </ul>
Ports	<ul> <li>209</li> <li>213</li> <li>216</li> <li>219</li> <li>222</li> <li>225</li> <li>229</li> <li>232</li> <li>237</li> </ul>
Ports	209 213 216 219 222 225 229 232 237 237
Ports Exports Imps Analysis Ports FIFO FIFO Base Request-Response Channel TLM2 Overview	209 213 216 219 222 225 229 232 237 237 239
Ports Exports Imps Analysis Ports FIFO FIFO Base Request-Response Channel TLM2 Overview Generic Payload.	209 213 216 219 222 225 229 232 237 237 239 253

	Exports	266
	Imps	268
	Macros	272
	Socket Base	273
	Temporal Decoupling	277
Sequ	encer Ports	282
	uvm_seq_item_pull_port	282
	uvm_sqr_if_base	284
Com	ponents	288
	Overview	288
	uvm_component	289
	uvm_callback	317
	uvm_test	325
	uvm_env	327
	uvm_agent	328
	uvm_monitor	330
	uvm_scoreboard	331
	uvm_driver	332
	uvm_push_driver	334
	uvm_random_stimulus	336
	uvm_subscriber	338
Com	parators	340
	Overview	340
	uvm_in_order_comparator	341
	uvm_algorithmic_comparator	344
	uvm_pair	347
	uvm_policies	349
Mac	ros	352
	Report Macros	352
	Component and Object	355
	Sequence and Do Action	377
	Callbacks	382
	TLM	386
	Registers	391

Policies
Overview
uvm_printer
uvm_comparer
uvm_recorder
uvm_packer
Register Layer
Overview
Globals
Register Model
Blocks
Address Maps 43
Register Files
Registers
Fields
Memories
Indirect Registers
FIFO Registers
Virtual Registers 50
Virtual Fields
Callbacks
Memory Allocation Mgr
DUT Integration
Generic Register Operation Descriptors 53
Register Model Adaptor
Register Sequences 54
Backdoors
HDL Access
Test Sequences
Run All Built-In
Reset
Register Bit Bash
Register Access
Shared Access
Memory Access

Memory Walk
HDL Paths Checking
Command Line Processor
Overview
uvm_cmdline_processor
Globals
Types, Enums, Policies
Globals
Bibliography
Index

## Overview

Verification has evolved into a complex project that often spans internal and external teams, but the discontinuity associated with multiple, incompatible methodologies among those teams has limited productivity. The Universal Verification Methodology (UVM) 1.0 Class Reference addresses verification complexity and interoperability within companies and throughout the electronics industry for both novice and advanced teams while also providing consistency. While UVM is revolutionary, being the first verification methodology (OVM), which combined the Advanced Verification Methodology (AVM) with the Universal Reuse Methodology (URM) and concepts from the *e* Reuse Methodology (eRM). Furthermore, UVM also infuses concepts and code from the Verification Methodology Manual (VMM), plus the collective experience and knowledge of the 300+ members of the Accellera Verification IP Technical Subcommittee (VIP-TSC) to help standardize verification methodology.

#### Scope

The UVM application programming interface (API) defines a standard for the creation, integration, and extension of UVM Verification Components (UVCs) and verification environments that scale from block to system. The UVM 1.0 Class Reference is independent of any specific design processes and is complete for the construction of verification environments. The generator to connect register abstractions, many of which are captured using IP-XACT (IEEE Std 1685<sup>TM</sup>), is not part of the standard, although a register package is.

#### Purpose

The purpose of the UVM 1.0 Class Reference is to enable verification interoperability throughout the electronics ecosystem. To further that goal, a reference implementation will be made available, along with the UVM 1.0 User's Guide. While these materials are neither required to implement UVM, nor considered part of the standard, they help provide consistency when the UVM 1.0 Class Reference is applied and further enable UVM to achieve its purpose.

## **Normative References**

The following referenced documents are indispensable for the application of this specification (i.e., they must be understood and used, so each referenced document is cited in text and its relationship to this document is explained). For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments or corrigenda) applies.

IEEE Std 1800<sup>™</sup>, IEEE Standard for SystemVerilog Unified Hardware Design, Specification and Verification Language.<sup>1, 2</sup>

#### **Definitions, Acronyms, and Abbreviations**

For the purposes of this document, the following terms and definitions apply. The *IEEE Standards Dictionary: Glossary of Terms & Definitions*<sup>3</sup> should be referenced for terms not defined in this chapter.

#### Definitions

agent: An abstract container used to emulate and verify DUT devices; agents encapsulate a driver, sequencer, and monitor.

blocking: An interface where tasks block execution until they complete. See also: non blocking.

component: A piece of VIP that provides functionality and interfaces. Also referred to as a transactor.

consumer: A verification component that receives transactions from another component.

**driver**: A component responsible for executing or otherwise processing **transaction**s, usually interacting with the device under test (DUT) to do so.

environment: The container object that defines the testbench topology.

**export**: A transaction level modeling (TLM) interface that provides the implementation of methods used for communication. Used in UVM to connect to a port.

**factory method**: A classic software design pattern used to create generic code by deferring, until run time, the exact specification of the object to be created.

**foreign methodology**: A verification methodology that is different from the methodology being used for the majority of the verification environment.

generator: A verification component that provides transactions to another component. Also referred to as a *producer*.

monitor: A passive entity that samples DUT signals, but does not drive them.

non blocking: A call that returns immediately. See also: blocking.

<sup>&</sup>lt;sup>1</sup>IEEE publications are available from the Institute of Electrical and Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, NJ 08854, USA (http://standards.ieee.org/).

 $<sup>^{2}</sup>$ The IEEE standards or products referred to in this clause are trademarks of the Institute of Electrical and Electronics Engineers, Inc.

<sup>&</sup>lt;sup>3</sup>The IEEE Standards Dictionary: Glossary of Terms & Definitions is available at http://shop.ieee.org/.

**port**: A TLM interface that defines the set of methods used for communication. Used in UVM to connect to an export.

**primary (host) methodology**: The methodology that manages the top-level operation of the verification environment and with which the user/integrator is presumably more familiar.

request: A transaction that provides information to initiate the processing of a particular operation.

response: A transaction that provides information about the completion or status of a particular operation.

**scoreboard**: The mechanism used to dynamically predict the response of the design and check the observed response against the predicted response. Usually refers to the entire dynamic response-checking structure.

**sequence**: An UVM object that procedurally defines a set of **transactions** to be executed and/or controls the execution of other sequences.

**sequencer**: An advanced stimulus generator which executes **sequences** that define the **transactions** provided to the **driver** for execution.

test: Specific customization of an environment to exercise required functionality of the DUT.

**testbench**: The structural definition of a set of verification components used to verify a DUT. Also referred to as a *verification environment*.

transaction: A class instance that encapsulates information used to communicate between two or more components.

transactor: See component.

virtual sequence: A conceptual term for a sequence that controls the execution of sequences on other sequencers.

#### Acronyms and Abbreviations

- API application programming interface
- CDV coverage-driven verification
- CBCL common base class library
- CLI command line interface
- DUT device under test
- DUV device under verification
- EDA electronic design automation
- FIFO first-in, first-out
- HDL hardware description language
- HVL high-level verification language

- IP intellectual property
- OSCI Open SystemC Initiative
- TLM transaction level modeling
- UVC UVM Verification Component
- UVM Universal Verification Methodology
- VIP verification intellectual property

# **UVM Class Reference**

The UVM Class Library provides the building blocks needed to quickly develop wellconstructed and reusable verification components and test environments in SystemVerilog.

This UVM Class Reference provides detailed reference information for each user-visible class in the UVM library. For additional information on using UVM, see the UVM User's Guide located in the top level directory within the UVM kit.

We divide the UVM classes and utilities into categories pertaining to their role or function. A more detailed overview of each category-- and the classes comprising them-- can be found in the menu at left.

Globals	This category defines a small list of types, variables, functions, and tasks defined in the <i>uvm_pkg</i> scope. These items are accessible from any scope that imports the <i>uvm_pkg</i> . See Types and Enumerations and Globals for details.
Base	This basic building blocks for all environments are components, which do the actual work, transactions, which convey information between components, and ports, which provide the interfaces used to convey transactions. The UVM's core <i>base</i> classes provide these building blocks. See Core Base Classes for more information.
Reporting	The <i>reporting</i> classes provide a facility for issuing reports (messages) with consistent formatting and configurable side effects, such as logging to a file or exiting simulation. Users can also filter out reports based on their verbosity , unique ID, or severity. See Reporting Classes for more information.
Factory	As the name implies, the UVM factory is used to manufacture (create) UVM objects and components. Users can configure the factory to produce an object of a given type on a global or instance basis. Use of the factory allows dynamically configurable component hierarchies and object substitutions without having to modify their code and without breaking encapsulation. See Factory Classes for details.
Configuration and Resources	The Configuration and Resource Classes are a set of classes which provide a configuration database. The configuration database is used to store and retrieve both configuration time and run time properties.
Sychronization	The UVM provides event and barrier synchronization classes for process synchronization. See Synchronization Classes for more information.
Containers	The Container Classes are type parameterized datastructures which provide queue and pool services. The class based queue and pool types allow for efficient sharing of the datastructures compared with their SystemVerilog built-in

	counterparts.
Policies	Each of UVM's policy classes perform a specific task for uvm_object-based objects: printing, comparing, recording, packing, and unpacking. They are implemented separately from <i>uvm_object</i> so that users can plug in different ways to print, compare, etc. without modifying the object class being operated on. The user can simply apply a different printer or compare "policy" to change how an object is printed or compared. See Policy Classes for more information.
TLM	The UVM TLM library defines several abstract, transaction-level interfaces and the ports and exports that facilitate their use. Each TLM interface consists of one or more methods used to transport data, typically whole transactions (objects) at a time. Component designs that use TLM ports and exports to communicate are inherently more reusable, interoperable, and modular. See TLM Interfaces for details.
Components	Components form the foundation of the UVM. They encapsulate behavior of drivers, scoreboards, and other objects in a testbench. The UVM library provides a set of predefined component types, all derived directly or indirectly from uvm_component. See Predefined Component Classes for more information.
Sequencers	The sequencer serves as an arbiter for controlling transaction flow from multiple stimulus generators. More specifically, the sequencer controls the flow of uvm_sequence_item-based transactions generated by one or more uvm_sequence #(REQ,RSP)-based sequences. See Sequencer Classes for more information.
Sequences	Sequences encapsulate user-defined procedures that generate multiple uvm_sequence_item- based transactions. Such sequences can be reused, extended, randomized, and combined sequentially and hierarchically in interesting ways to produce realistic stimulus to your DUT. See Sequence Classes for more information.
Macros	The UVM provides several macros to help increase user productivity. See the set of macro categories in the main menu for a complete list of macros for Reporting, Components, Objects, Sequences, Callbacks, TLM and Registers.
Register Layer	The Register abstraction classes, when properly extended, abstract the read/write operations to registers and memories in a design-under- verification. See Register Layer for more information.
Command Line Processor	The command line processor provides a general interface to the command line arguments that

were provided for the given simulation. The capabilities are detailed in the uvm\_cmdline\_processor section.

# Summary


#### **UVM Class Reference**

The UVM Class Library provides the building blocks needed to quickly develop well-constructed and reusable verification components and test environments in SystemVerilog.

# **Core Base Classes**

The UVM library defines a set of base classes and utilities that facilitate the design of modular, scalable, reusable verification environments.

The basic building blocks for all environments are components and the transactions they use to communicate. The UVM provides base classes for these, as shown below.



- uvm\_object All components and transactions derive from uvm\_object, which defines an interface of core class-based operations: create, copy, compare, print, sprint, record, etc. It also defines interfaces for instance identification (name, type name, unique id, etc.) and random seeding.
- uvm\_component The uvm\_component class is the root base class for all UVM components. Components are quasi-static objects that exist throughout simulation. This allows them to establish structural hierarchy much like *modules* and *program blocks*. Every component is uniquely addressable via a hierarchical path name, e.g. "env1.pci1.master3.driver". The *uvm\_component* also defines a phased test flow that components follow during the course of simulation. Each phase-- *build, connect, run,* etc.-- is defined by a callback that is executed in precise order. Finally, the *uvm\_component* also defines configuration, reporting, transaction recording, and factory interfaces.
- uvm\_transaction The uvm\_transaction is the root base class for UVM transactions, which, unlike uvm\_components, are transient in nature. It extends uvm\_object to include a timing and recording interface. Simple transactions can derive directly from uvm\_transaction, while sequence-enabled transactions derive from uvm\_sequence\_item.
- uvm\_root The uvm\_root class is special uvm\_component that serves as the toplevel component for all UVM components, provides phasing control for all UVM components, and other global services.

#### Summary

#### **Core Base Classes**

The UVM library defines a set of base classes and utilities that facilitate the design of modular, scalable, reusable verification environments.

# uvm\_void

The *uvm\_void* class is the base class for all UVM classes. It is an abstract class with no data members or functions. It allows for generic containers of objects to be created, similar to a void pointer in the C programming language. User classes derived directly from *uvm\_void* inherit none of the UVM functionality, but such classes may be placed in *uvm\_void*-typed containers along with other UVM objects.

# Summary

#### uvm\_void

The *uvm\_void* class is the base class for all UVM classes.

# uvm\_object

The uvm\_object class is the base class for all UVM data and hierarchical classes. Its primary role is to define a set of methods for such common operations as create, copy, compare, print, and record. Classes deriving from uvm\_object must implement the pure virtual methods such as create and get\_type\_name.

ıvm_object	
The uvm_object class	is the base class for all UVM data and hierarchical classes.
CLASS HIERARCHY	
uvm_void	
uvm_object	
CLASS DECLARATION	
virtual class	uvm_object extends uvm_void
new	Creates a new uvm_object with the given instance name
SEEDING	
use_uvm_seeding	This bit enables or disables the UVM seeding mechanism.
reseed	Calls <i>srandom</i> on the object to reseed the object using the UVM seeding mechanism, which sets the seed base on type name and instance name instead of based on instance position in a thread.
IDENTIFICATION	
set_name	Sets the instance name of this object, overwriting any previously given name.
get_name	Returns the name of the object, as provided by the name argument in the new constructor or set_name method.
get_full_name	Returns the full hierarchical name of this object.
get_inst_id	Returns the object's unique, numeric instance identifier Returns the current value of the instance counter, whic
get_inst_count	represents the total number of uvm_object-based objects that have been allocated in simulation.
get_type	Returns the type-proxy (wrapper) for this object.
get_object_type	Returns the type-proxy (wrapper) for this object.
get_type_name	This function returns the type name of the object, whic is typically the type identifier enclosed in quotes.
CREATION	
create	The create method allocates a new object of the same type as this object and returns it via a base uvm_object handle.
clone	The clone method creates and returns an exact copy of this object.
PRINTING	
print	The print method deep-prints this object's properties ir
	a format and manner governed by the given <i>printer</i> argument; if the <i>printer</i> argument is not provided, the global uvm_default_printer is used.
sprint	The <i>sprint</i> method works just like the print method, except the output is returned in a string rather than displayed.
do_print	The <i>do_print</i> method is the user-definable hook called by print and sprint that allows users to customize what gets printed or sprinted beyond the field information

	provided by the `uvm_field_* macros, Utility and Field Macros for Components and Objects.
convert2string	This virtual function is a user-definable hook, called directly by the user, that allows users to provide object information in the form of a string.
Recording	
record	The record method deep-records this object's properties according to an optional <i>recorder</i> policy.
do_record	The do_record method is the user-definable hook called by the record method.
COPYING	
сору	The copy method returns a deep copy of this object.
do_copy	The do_copy method is the user-definable hook called by the copy method.
Comparing	
compare	Deep compares members of this data object with those of the object provided in the <i>rhs</i> (right-hand side) argument, returning 1 on a match, 0 othewise.
do_compare	The do_compare method is the user-definable hook called by the compare method.
PACKING	
pack	
pack_bytes	
pack_ints	The pack methods bitwise-concatenate this object's properties into an array of bits, bytes, or ints.
do_pack	The do_pack method is the user-definable hook called by the pack methods.
UNPACKING	, .
unpack	
unpack unpack_bytes	
unpack_bytes unpack_ints	The unpack methods extract property values from an array of bits, bytes, or ints.
unpack_bytes	
unpack_bytes unpack_ints	array of bits, bytes, or ints. The do_unpack method is the user-definable hook calle
unpack_bytes unpack_ints do_unpack Configuration set_int_local	array of bits, bytes, or ints. The do_unpack method is the user-definable hook calle
unpack_bytes unpack_ints do_unpack Configuration	array of bits, bytes, or ints. The do_unpack method is the user-definable hook calle

#### new

function	new	(string	name	=	"")
----------	-----	---------	------	---	-----

Creates a new uvm\_object with the given instance *name*. If *name* is not supplied, the object is unnamed.

# SEEDING

# use\_uvm\_seeding

static bit use\_uvm\_seeding = 1

This bit enables or disables the UVM seeding mechanism. It globally affects the operation of the reseed method.

When enabled, UVM-based objects are seeded based on their type and full hierarchical name rather than allocation order. This improves random stability for objects whose instance names are unique across each type. The uvm\_component class is an example of a type that has a unique instance name.

#### reseed

```
function void reseed ()
```

Calls *srandom* on the object to reseed the object using the UVM seeding mechanism, which sets the seed based on type name and instance name instead of based on instance position in a thread.

If the use\_uvm\_seeding static variable is set to 0, then reseed() does not perform any function.

# **I**DENTIFICATION

#### set\_name

virtual function void set\_name (string name)

Sets the instance name of this object, overwriting any previously given name.

#### get\_name

virtual function string get\_name ()

Returns the name of the object, as provided by the *name* argument in the new constructor or set\_name method.

#### get\_full\_name

```
virtual function string get_full_name ()
```

Returns the full hierarchical name of this object. The default implementation is the same as get\_name, as uvm\_objects do not inherently possess hierarchy.

Objects possessing hierarchy, such as uvm\_components, override the default implementation. Other objects might be associated with component hierarchy but are not themselves components. For example, uvm\_sequence #(REQ,RSP) classes are typically associated with a uvm\_sequencer #(REQ,RSP). In this case, it is useful to override get\_full\_name to return the sequencer's full name concatenated with the sequence's name. This provides the sequence a full context, which is useful when debugging.

## get\_inst\_id

```
virtual function int get_inst_id ()
```

Returns the object's unique, numeric instance identifier.

# get\_inst\_count static function int get\_inst\_count()

Returns the current value of the instance counter, which represents the total number of uvm\_object-based objects that have been allocated in simulation. The instance counter is used to form a unique numeric instance identifier.

#### get\_type

```
static function uvm_object_wrapper get_type ()
```

Returns the type-proxy (wrapper) for this object. The uvm\_factory's type-based override and creation methods take arguments of uvm\_object\_wrapper. This method, if implemented, can be used as convenient means of supplying those arguments.

The default implementation of this method produces an error and returns null. To enable use of this method, a user's subtype must implement a version that returns the subtype's wrapper.

#### For example

```
class cmd extends uvm_object;
  typedef uvm_object_registry #(cmd) type_id;
  static function type_id get_type();
   return type_id::get();
  endfunction
endclass
```

#### Then, to use

factory.set\_type\_override(cmd::get\_type(),subcmd::get\_type());

This function is implemented by the `uvm\_\*\_utils macros, if employed.

#### get\_object\_type

virtual function uvm\_object\_wrapper get\_object\_type ()

Returns the type-proxy (wrapper) for this object. The uvm\_factory's type-based override and creation methods take arguments of uvm\_object\_wrapper. This method, if implemented, can be used as convenient means of supplying those arguments. This method is the same as the static get\_type method, but uses an already allocated object to determine the type-proxy to access (instead of using the static object).

The default implementation of this method does a factory lookup of the proxy using the return value from get\_type\_name. If the type returned by get\_type\_name is not registered with the factory, then a null handle is returned.

```
class cmd extends uvm_object;
  typedef uvm_object_registry #(cmd) type_id;
  static function type_id get_type();
   return type_id::get();
  endfunction
  virtual function type_id get_object_type();
   return type_id::get();
  endfunction
endclass
```

This function is implemented by the `uvm\_\*\_utils macros, if employed.

#### get\_type\_name

virtual function string get\_type\_name ()

This function returns the type name of the object, which is typically the type identifier enclosed in quotes. It is used for various debugging functions in the library, and it is used by the factory for creating objects.

This function must be defined in every derived class.

#### A typical implementation is as follows

```
class mytype extends uvm_object;
...
const static string type_name = "mytype";
virtual function string get_type_name();
return type_name;
endfunction
```

We define the *type\_name* static variable to enable access to the type name without need of an object of the class, i.e., to enable access via the scope operator, *mytype::type\_name*.

# CREATION

#### create

virtual function uvm\_object create (string name = "")

The create method allocates a new object of the same type as this object and returns it via a base uvm\_object handle. Every class deriving from uvm\_object, directly or indirectly, must implement the create method.

#### A typical implementation is as follows

```
class mytype extends uvm_object;
...
virtual function uvm_object create(string name="");
mytype t = new(name);
return t;
```

#### clone

virtual function uvm\_object clone ()

The clone method creates and returns an exact copy of this object.

The default implementation calls create followed by copy. As clone is virtual, derived classes may override this implementation if desired.

# PRINTING

#### print

function void print (uvm\_printer printer = null)

The print method deep-prints this object's properties in a format and manner governed by the given *printer* argument; if the *printer* argument is not provided, the global uvm\_default\_printer is used. See uvm\_printer for more information on printer output formatting. See also uvm\_line\_printer, uvm\_tree\_printer, and uvm\_table\_printer for details on the pre-defined printer "policies," or formatters, provided by the UVM.

The *print* method is not virtual and must not be overloaded. To include custom information in the *print* and *sprint* operations, derived classes must override the do\_print method and use the provided printer policy class to format the output.

#### sprint

function string sprint (uvm\_printer printer = null)

The *sprint* method works just like the print method, except the output is returned in a string rather than displayed.

The *sprint* method is not virtual and must not be overloaded. To include additional fields in the *print* and *sprint* operation, derived classes must override the do\_print method and use the provided printer policy class to format the output. The printer policy will manage all string concatenations and provide the string to *sprint* to return to the caller.

## do\_print

virtual function void do\_print (uvm\_printer printer)

The *do\_print* method is the user-definable hook called by print and sprint that allows users to customize what gets printed or sprinted beyond the field information provided by the `uvm\_field\_\* macros, Utility and Field Macros for Components and Objects.

The *printer* argument is the policy object that governs the format and content of the output. To ensure correct print and sprint operation, and to ensure a consistent output format, the *printer* must be used by all do\_print implementations. That is, instead of using *\$display* or string concatenations directly, a *do\_print* implementation must call

through the *printer's* API to add information to be printed or sprinted.

#### An example implementation of *do\_print* is as follows

```
class mytype extends uvm_object;
  data_obj data;
  int f1;
  virtual function void do_print (uvm_printer printer);
    super.do_print(printer);
    printer.print_int("f1", f1, $bits(f1), DEC);
    printer.print_object("data", data);
  endfunction
```

#### Then, to print and sprint the object, you could write

```
mytype t = new;
t.print();
uvm_report_info("Received",t.sprint());
```

See uvm\_printer for information about the printer API.

#### convert2string

virtual function string convert2string()

This virtual function is a user-definable hook, called directly by the user, that allows users to provide object information in the form of a string. Unlike sprint, there is no requirement to use an uvm\_printer policy object. As such, the format and content of the output is fully customizable, which may be suitable for applications not requiring the consistent formatting offered by the print/sprint/do\_print API.

Fields declared in Utility Macros macros (`uvm\_field\_\*), if used, will not automatically appear in calls to convert2string.

An example implementation of convert2string follows.

```
class base extends uvm_object;
  string field = "foo";
  virtual function string convert2string(
    convert2string = {"base_field=",field};
  endfunction
endclass
class obj2 extends uvm_object;
  string field = "bar";
  virtual function string convert2string();
    convert2string = {"child_field=",field};
  endfunction
endclass
class obj extends base;
  int addr = 'h123;
int data = 'h456;
 bit write = 1;
obj2 child = new;
  virtual function string convert2string();
    convert2string = {super.convert2string(),
    $psprintf(" write=%0d addr=%8h data=%8h ",write,addr,data),
        child.convert2string()};
  endfunction
endclass
```

```
obj o = new;
uvm_report_info("BusMaster",{"Sending:\n ",o.convert2string()});
```

#### The output will look similar to

```
UVM_INFO @ 0: reporter [BusMaster] Sending:
    base_field=foo write=1 addr=00000123 data=00000456 child_field=bar
```

# RECORDING

#### record

function void record (uvm\_recorder recorder = null)

The record method deep-records this object's properties according to an optional *recorder* policy. The method is not virtual and must not be overloaded. To include additional fields in the record operation, derived classes should override the do\_record method.

The optional *recorder* argument specifies the recording policy, which governs how recording takes place. If a recorder policy is not provided explicitly, then the global uvm\_default\_recorder policy is used. See uvm\_recorder for information.

A simulator's recording mechanism is vendor-specific. By providing access via a common interface, the uvm\_recorder policy provides vendor-independent access to a simulator's recording capabilities.

#### do\_record

virtual function void do\_record (uvm\_recorder recorder)

The do\_record method is the user-definable hook called by the record method. A derived class should override this method to include its fields in a record operation.

The *recorder* argument is policy object for recording this object. A do\_record implementation should call the appropriate recorder methods for each of its fields. Vendor-specific recording implementations are encapsulated in the *recorder* policy, thereby insulating user-code from vendor-specific behavior. See uvm\_recorder for more information.

## A typical implementation is as follows

```
class mytype extends uvm_object;
  data_obj data;
  int f1;
  function void do_record (uvm_recorder recorder);
    recorder.record_field_int("f1", f1, $bits(f1), DEC);
    recorder.record_object("data", data);
  endfunction
```

#### сору

```
function void copy (uvm_object rhs)
```

The copy method returns a deep copy of this object.

The copy method is not virtual and should not be overloaded in derived classes. To copy the fields of a derived class, that class should override the do\_copy method.

#### do\_copy

```
virtual function void do_copy (uvm_object rhs)
```

The do\_copy method is the user-definable hook called by the copy method. A derived class should override this method to include its fields in a copy operation.

#### A typical implementation is as follows

```
class mytype extends uvm_object;
int f1;
function void do_copy (uvm_object rhs);
mytype rhs_;
super.do_copy(rhs);
$cast(rhs_,rhs);
field_1 = rhs_.field_1;
endfunction
```

The implementation must call *super.do\_copy*, and it must \$cast the rhs argument to the derived type before copying.

# COMPARING

#### compare

Deep compares members of this data object with those of the object provided in the *rhs* (right-hand side) argument, returning 1 on a match, 0 othewise.

The compare method is not virtual and should not be overloaded in derived classes. To compare the fields of a derived class, that class should override the do\_compare method.

The optional *comparer* argument specifies the comparison policy. It allows you to control some aspects of the comparison operation. It also stores the results of the comparison, such as field-by-field miscompare information and the total number of miscompares. If a compare policy is not provided, then the global *uvm\_default\_comparer* policy is used. See uvm\_comparer for more information.

```
do_compare
```

The do\_compare method is the user-definable hook called by the compare method. A derived class should override this method to include its fields in a compare operation. It should return 1 if the comparison succeeds, 0 otherwise.

#### A typical implementation is as follows

```
class mytype extends uvm_object;
...
int f1;
virtual function bit do_compare (uvm_object rhs,uvm_comparer comparer);
mytype rhs_;
do_compare = super.do_compare(rhs,comparer);
$cast(rhs_,rhs);
do_compare &= comparer.compare_field_int("f1", f1, rhs_.f1);
endfunction
```

A derived class implementation must call *super.do\_compare()* to ensure its base class' properties, if any, are included in the comparison. Also, the rhs argument is provided as a generic uvm\_object. Thus, you must *\$cast* it to the type of this object before comparing.

The actual comparison should be implemented using the uvm\_comparer object rather than direct field-by-field comparison. This enables users of your class to customize how comparisons are performed and how much miscompare information is collected. See uvm\_comparer for more details.

# PACKING

#### pack

# pack\_bytes

# pack\_ints

function int pack_ints	(ref int	unsigned	<pre>intstream[],</pre>	
	input	uvm_packer	packer	= null)

The pack methods bitwise-concatenate this object's properties into an array of bits, bytes, or ints. The methods are not virtual and must not be overloaded. To include additional fields in the pack operation, derived classes should override the do\_pack method.

The optional *packer* argument specifies the packing policy, which governs the packing operation. If a packer policy is not provided, the global uvm\_default\_packer policy is used. See uvm\_packer for more information.

The return value is the total number of bits packed into the given array. Use the array's built-in *size* method to get the number of bytes or ints consumed during the packing process.

# do\_pack

virtual function void do\_pack (uvm\_packer packer)

The do\_pack method is the user-definable hook called by the pack methods. A derived class should override this method to include its fields in a pack operation.

The *packer* argument is the policy object for packing. The policy object should be used to pack objects.

A typical example of an object packing itself is as follows

```
class mysubtype extends mysupertype;
...
shortint myshort;
obj_type myobj;
byte myarray[];
...
function void do_pack (uvm_packer packer);
super.do_pack(packer); // pack mysupertype properties
packer.pack_field_int(myarray.size(), 32);
foreach (myarray)
packer.pack_field_int(myarray[index], 8);
packer.pack_field_int(myshort, $bits(myshort));
packer.pack_field_int(myobj);
endfunction
```

The implementation must call *super.do\_pack* so that base class properties are packed as well.

If your object contains dynamic data (object, string, queue, dynamic array, or associative array), and you intend to unpack into an equivalent data structure when unpacking, you must include meta-information about the dynamic data when packing as follows.

- For queues, dynamic arrays, or associative arrays, pack the number of elements in the array in the 32 bits immediately before packing individual elements, as shown above.
- For string data types, append a zero byte after packing the string contents.
- For objects, pack 4 bits immediately before packing the object. For null objects, pack 4'b0000. For non-null objects, pack 4'b0001.

When the `uvm\_field\_\* macros are used, Utility and Field Macros for Components and Objects, the above meta information is included provided the uvm\_packer::use\_metadata variable is set for the packer.

Packing order does not need to match declaration order. However, unpacking order must match packing order.

# **UNPACKING**

function int unpack	( ref	bit	<pre>bitstream[],</pre>	
	input	uvm_packer	packer	= null)

## unpack\_bytes

function is	nt	unpack_	bytes	(ref	byte	unsi	igned	<pre>bytestream[],</pre>		
				j	input	uvm_	packer	packer	=	null)

#### unpack\_ints

function int	unpack_ints	(ref int	unsigned	<pre>intstream[],</pre>	
		input	uvm_packer	packer	= null)

The unpack methods extract property values from an array of bits, bytes, or ints. The method of unpacking *must* exactly correspond to the method of packing. This is assured if (a) the same *packer* policy is used to pack and unpack, and (b) the order of unpacking is the same as the order of packing used to create the input array.

The unpack methods are fixed (non-virtual) entry points that are directly callable by the user. To include additional fields in the unpack operation, derived classes should override the do\_unpack method.

The optional *packer* argument specifies the packing policy, which governs both the pack and unpack operation. If a packer policy is not provided, then the global *uvm\_default\_packer* policy is used. See uvm\_packer for more information.

The return value is the actual number of bits unpacked from the given array.

#### do\_unpack

virtual function void do\_unpack (uvm\_packer packer)

The do\_unpack method is the user-definable hook called by the unpack method. A derived class should override this method to include its fields in an unpack operation.

The *packer* argument is the policy object for both packing and unpacking. It must be the same packer used to pack the object into bits. Also, do\_unpack must unpack fields in the same order in which they were packed. See uvm\_packer for more information.

The following implementation corresponds to the example given in do\_pack.

```
function void do_unpack (uvm_packer packer);
int sz;
super.do_unpack(packer); // unpack super's properties
sz = packer.unpack_field_int(myarray.size(), 32);
myarray.delete();
for(int index=0; index<sz; index++)
myarray[index] = packer.unpack_field_int(8);
myshort = packer.unpack_field_int($bits(myshort));
packer.unpack_object(myobj);
endfunction
```

If your object contains dynamic data (object, string, queue, dynamic array, or associative array), and you intend to <u>unpack</u> into an equivalent data structure, you must have included meta-information about the dynamic data when it was packed.

• For queues, dynamic arrays, or associative arrays, unpack the number of elements

in the array from the 32 bits immediately before unpacking individual elements, as shown above.

- For string data types, unpack into the new string until a null byte is encountered.
- For objects, unpack 4 bits into a byte or int variable. If the value is 0, the target object should be set to null and unpacking continues to the next property, if any. If the least significant bit is 1, then the target object should be allocated and its properties unpacked.

# CONFIGURATION

## set\_int\_local

virtual function void set_int_local	(string uvm bitstream t	field_name, value,	
	bit	recurse	= 1)

## set\_string\_local

virtual	function	void	set_string_loc	al (string	field_name,		
				string	value,		
				bit	recurse	= 1)	

# set\_object\_local

virtual functio	on void set_ob	ject_local (string	field_name,		
		bit bit	clone recurse	= 1 = 1	,

These methods provide write access to integral, string, and uvm\_object-based properties indexed by a *field\_name* string. The object designer choose which, if any, properties will be accessible, and overrides the appropriate methods depending on the properties' types. For objects, the optional *clone* argument specifies whether to clone the *value* argument before assignment.

The global uvm\_is\_match function is used to match the field names, so *field\_name* may contain wildcards.

An example implementation of all three methods is as follows.

```
class mytype extends uvm_object;
  local int myint;
local byte mybyte;
  local shortint myshort; // no access
  local string mystring;
  local obj_type myobj;
  // provide access to integral properties
  function void set_int_local(string field_
    if (uvm_is_match (field_name, "myint"))
                           _local(string field_name, uvm_bitstream_t value);
    myint = value;
else if (uvm_is_match (field_name, "mybyte"))
      mybyte = value;
  endfunction
  // provide access to string properties
  function void set_string_local(string field_name, string value);
    if (uvm_is_match (field_name, "mystring"))
       mystring = value;
  endfunction
```

Although the object designer implements these methods to provide outside access to one or more properties, they are intended for internal use (e.g., for command-line debugging and auto-configuration) and should not be called directly by the user.

# uvm\_transaction

The uvm\_transaction class is the root base class for UVM transactions. Inheriting all the methods of uvm\_object, uvm\_transaction adds a timing and recording interface.

# Summary

#### uvm transaction The uvm transaction class is the root base class for UVM transactions. **CLASS HTERARCHY** uvm\_void uvm\_object uvm\_transaction **CLASS DECLARATION** virtual class uvm\_transaction extends uvm\_object METHODS new Creates a new transaction object. Calling *accept\_tr* indicates that the transaction has accept tr been accepted for processing by a consumer component, such as an uvm driver. This user-definable callback is called by accept tr do accept tr just before the accept event is triggered. begin tr This function indicates that the transaction has been started and is not the child of another transaction. This function indicates that the transaction has been begin\_child\_tr started as a child of a parent transaction given by parent handle. do begin tr This user-definable callback is called by begin tr and begin child tr just before the begin event is triagered. This function indicates that the transaction execution end tr has ended. do\_end\_tr This user-definable callback is called by end tr just before the end event is triggered. Returns the handle associated with the transaction, get\_tr\_handle as set by a previous call to begin child tr or begin tr with transaction recording enabled. disable recording Turns off recording for the transaction stream. enable recording Turns on recording to the stream specified by stream, whose interpretation is implementation specific. is recording enabled Returns 1 if recording is currently on, 0 otherwise. Returns 1 if the transaction has been started but has is active not yet been ended. Returns the event pool associated with this get event pool transaction. Sets initiator as the initiator of this transaction. set\_initiator Returns the component that produced or started the get\_initiator transaction, as set by a previous call to set\_initiator. get\_accept\_time get begin time get end time Returns the time at which this transaction was accepted, begun, or ended, as by a previous call to accept tr, begin tr, begin child tr, or end tr. set transaction id Sets this transaction's numeric identifier to id. Returns this transaction's numeric identifier, which is get transaction id

-1 if not set explicitly by *set\_transaction\_id*.

VARIABLES

events begin event

end event

The event pool instance for this transaction. The event that is triggered when transaction recording for this transaction begins. The event that is triggered when transaction recording for this transaction ends.

# METHODS

#### new

Creates a new transaction object. The name is the instance name of the transaction. If not supplied, then the object is unnamed.

#### accept\_tr

function void accept\_tr (time accept\_time = )

Calling *accept\_tr* indicates that the transaction has been accepted for processing by a consumer component, such as an uvm\_driver. With some protocols, the transaction may not be started immediately after it is accepted. For example, a bus driver may have to wait for a bus grant before starting the transaction.

#### This function performs the following actions

- The transaction's internal accept time is set to the current simulation time, or to accept\_time if provided and non-zero. The accept\_time may be any time, past or future.
- The transaction's internal accept event is triggered. Any processes waiting on the this event will resume in the next delta cycle.
- The do\_accept\_tr method is called to allow for any post-accept action in derived classes.

## do\_accept\_tr

```
virtual protected function void do_accept_tr ()
```

This user-definable callback is called by accept\_tr just before the accept event is triggered. Implementations should call *super.do\_accept\_tr* to ensure correct operation.

# begin\_tr

```
function integer begin_tr (time begin_time = )
```

This function indicates that the transaction has been started and is not the child of another transaction. Generally, a consumer component begins execution of the transactions it receives.

#### This function performs the following actions

- The transaction's internal start time is set to the current simulation time, or to begin\_time if provided and non-zero. The begin\_time may be any time, past or future, but should not be less than the accept time.
- If recording is enabled, then a new database-transaction is started with the same begin time as above. The record method inherited from uvm\_object is then called, which records the current property values to this new transaction.
- The do\_begin\_tr method is called to allow for any post-begin action in derived classes.
- The transaction's internal begin event is triggered. Any processes waiting on this event will resume in the next delta cycle.

The return value is a transaction handle, which is valid (non-zero) only if recording is enabled. The meaning of the handle is implementation specific.

# begin\_child\_tr

This function indicates that the transaction has been started as a child of a parent transaction given by parent\_handle. Generally, a consumer component begins execution of the transactions it receives.

The parent handle is obtained by a previous call to begin\_tr or begin\_child\_tr. If the parent\_handle is invalid (=0), then this function behaves the same as begin\_tr.

#### This function performs the following actions

- The transaction's internal start time is set to the current simulation time, or to begin\_time if provided and non-zero. The begin\_time may be any time, past or future, but should not be less than the accept time.
- If recording is enabled, then a new database-transaction is started with the same begin time as above. The record method inherited from uvm\_object is then called, which records the current property values to this new transaction. Finally, the newly started transaction is linked to the parent transaction given by parent\_handle.
- The do\_begin\_tr method is called to allow for any post-begin action in derived classes.
- The transaction's internal begin event is triggered. Any processes waiting on this event will resume in the next delta cycle.

The return value is a transaction handle, which is valid (non-zero) only if recording is enabled. The meaning of the handle is implementation specific.

# do\_begin\_tr

virtual protected function void do\_begin\_tr ()

This user-definable callback is called by begin\_tr and begin\_child\_tr just before the begin event is triggered. Implementations should call *super.do\_begin\_tr* to ensure correct operation.

#### end\_tr

function	void	end_	tr	(time	end_time	=	Ο,
				bit	free_handle	=	1 )

This function indicates that the transaction execution has ended. Generally, a consumer component ends execution of the transactions it receives.

#### This function performs the following actions

- The transaction's internal end time is set to the current simulation time, or to end\_time if provided and non-zero. The end\_time may be any time, past or future, but should not be less than the begin time.
- If recording is enabled and a database-transaction is currently active, then the record method inherited from uvm\_object is called, which records the final property values. The transaction is then ended. If *free\_handle* is set, the transaction is released and can no longer be linked to (if supported by the implementation).
- The do\_end\_tr method is called to allow for any post-end action in derived classes.
- The transaction's internal end event is triggered. Any processes waiting on this event will resume in the next delta cycle.

#### do\_end\_tr

virtual protected function void do\_end\_tr ()

This user-definable callback is called by end\_tr just before the end event is triggered. Implementations should call *super.do\_end\_tr* to ensure correct operation.

## get\_tr\_handle

function integer get\_tr\_handle ()

Returns the handle associated with the transaction, as set by a previous call to begin\_child\_tr or begin\_tr with transaction recording enabled.

## disable\_recording

function void disable\_recording ()

Turns off recording for the transaction stream. This method does not effect a uvm\_component's recording streams.

# enable\_recording

function void enable\_recording (string stream)

Turns on recording to the stream specified by stream, whose interpretation is implementation specific.

If transaction recording is on, then a call to record is made when the transaction is started and when it is ended.

# is\_recording\_enabled

function bit is\_recording\_enabled()

Returns 1 if recording is currently on, 0 otherwise.

#### is\_active

function bit is\_active ()

Returns 1 if the transaction has been started but has not yet been ended. Returns 0 if the transaction has not been started.

#### get\_event\_pool

```
function uvm_event_pool get_event_pool ()
```

Returns the event pool associated with this transaction.

By default, the event pool contains the events: begin, accept, and end. Events can also be added by derivative objects. An event pool is a specialization of an  $\langle uvm\_pool #(T) \rangle$ , e.g. a  $uvm\_pool#(uvm\_event)$ .

#### set\_initiator

```
function void set_initiator (uvm_component initiator)
```

Sets initiator as the initiator of this transaction.

The initiator can be the component that produces the transaction. It can also be the component that started the transaction. This or any other usage is up to the transaction designer.

#### get\_initiator

```
function uvm_component get_initiator ()
```

Returns the component that produced or started the transaction, as set by a previous call to set\_initiator.

#### get\_accept\_time

```
function time get_accept_time ()
```

# get\_begin\_time

## get\_end\_time

```
function time get_end_time ()
```

Returns the time at which this transaction was accepted, begun, or ended, as by a previous call to accept\_tr, begin\_tr, begin\_child\_tr, or end\_tr.

#### set\_transaction\_id

```
function void set_transaction_id(integer id)
```

Sets this transaction's numeric identifier to id. If not set via this method, the transaction ID defaults to -1.

When using sequences to generate stimulus, the transaction ID is used along with the sequence ID to route responses in sequencers and to correlate responses to requests.

#### get\_transaction\_id

```
function integer get_transaction_id()
```

Returns this transaction's numeric identifier, which is -1 if not set explicitly by *set\_transaction\_id*.

When using a uvm\_sequence #(REQ,RSP) to generate stimulus, the transaction ID is used along with the sequence ID to route responses in sequencers and to correlate responses to requests.

## VARIABLES

#### events

const	uvm	event	lood	events	=	new	
CONDC		CVCIIC	POOL			110 11	

The event pool instance for this transaction.

#### begin\_event

```
uvm_event begin_event
```

The event that is triggered when transaction recording for this transaction begins.


#### end\_event

uvm\_event end\_event

The event that is triggered when transaction recording for this transaction ends.

## uvm\_root

The *uvm\_root* class serves as the implicit top-level and phase controller for all UVM components. Users do not directly instantiate *uvm\_root*. The UVM automatically creates a single instance of uvm\_root that users can access via the global (uvm\_pkg-scope) variable, *uvm\_top*.



The *uvm\_top* instance of *uvm\_root* plays several key roles in the UVM.

Implicit top-level	The <i>uvm_top</i> serves as an implicit top-level component. Any component whose parent is specified as NULL becomes a child of <i>uvm_top</i> . Thus, all UVM components in simulation are descendants of <i>uvm_top</i> .
Phase control	<i>uvm_top</i> manages the phasing for all components. TBD
Search	Use <i>uvm_top</i> to search for components based on their hierarchical name. See find and find_all.
Report configuration	Use <i>uvm_top</i> to globally configure report verbosity, log files, and actions. For example, <i>uvm_top.set_report_verbosity_level_hier(UVM_FULL)</i> would set full verbosity for all components in simulation.
Global reporter	Because <i>uvm_top</i> is globally accessible (in uvm_pkg scope), UVM's reporting mechanism is accessible from anywhere outside <i>uvm_component</i> , such as in modules and sequences. See uvm_report_error, uvm_report_warning, and other global methods.

uvm_root	
The <i>uvm_root</i> class serves a UVM components.	is the implicit top-level and phase controller for all
Methods	
run_test	Phases all components through all registered phases.
VARIABLES	
top_levels	This variable is a list of all of the top level components in UVM.
Methods	
find	
find_all	Returns the component handle (find) or list of components handles (find_all) matching a given string.
print_topology	Print the verification environment's component topology.
VARIABLES	
enable_print_topology	If set, then the entire testbench topology is printed just after completion of the end_of_elaboration phase.

finish_on_completion	If set, then run_test will call \$finish after all phases are executed.
<b>Метнодs</b> set_timeout	Specifies the timeout for task-based phases.
Variables uvm_top	This is the top-level that governs phase execution and provides component search interface.

## **M**ETHODS

#### run\_test

```
virtual task run_test (string test_name = "")
```

Phases all components through all registered phases. If the optional test\_name argument is provided, or if a command-line plusarg, +UVM\_TESTNAME=TEST\_NAME, is found, then the specified component is created just prior to phasing. The test may contain new verification components or the entire testbench, in which case the test and testbench can be chosen from the command line without forcing recompilation. If the global (package) variable, finish\_on\_completion, is set, then \$finish is called after phasing completes.

## VARIABLES

### top\_levels

uvm\_component top\_levels[\$]

This variable is a list of all of the top level components in UVM. It includes the uvm\_test\_top component that is created by run\_test as well as any other top level components that have been instantiated anywhere in the hierarchy.

## **M**ETHODS

### find

```
function uvm_component find (string comp_match)
```

## find\_all

Returns the component handle (find) or list of components handles (find\_all) matching a given string. The string may contain the wildcards,

and ?. Strings beginning with `.' are absolute path names. If optional comp arg is provided, then search begins from that component down (default=all components).

### print\_topology

```
function void print_topology (uvm_printer printer = null)
```

Print the verification environment's component topology. The *printer* is a uvm\_printer object that controls the format of the topology printout; a *null* printer prints with the default output.

## VARIABLES

#### enable\_print\_topology

bit enable\_print\_topology = 0

If set, then the entire testbench topology is printed just after completion of the end\_of\_elaboration phase.

### finish\_on\_completion

bit finish\_on\_completion = 1

If set, then run\_test will call \$finish after all phases are executed.

## **M**ETHODS

### set\_timeout

Specifies the timeout for task-based phases. Default is 0, i.e. no timeout.

## VARIABLES

## uvm\_top

```
const uvm_root uvm_top = uvm_root::get()
```

This is the top-level that governs phase execution and provides component search interface. See uvm\_root for more information.

## Contents

Port Base Classes	
uvm_port_component_base	This class defines an interface for obtaining a port's connectivity lists after or during the end_of_elaboration phase.
uvm_port_component #(PORT)	See description of <a href="http://www.port_component_base">uvwm_port_component_base</a> for information about this class
uvm_port_base #(IF)	Transaction-level communication between components is handled via its ports, exports, and imps, all of which derive from this class.

## uvm\_port\_component\_base

This class defines an interface for obtaining a port's connectivity lists after or during the end\_of\_elaboration phase. The sub-class, uvm\_port\_component #(PORT), implements this interface.

The connectivity lists are returned in the form of handles to objects of this type. This allowing traversal of any port's fan-out and fan-in network through recursive calls to get\_connected\_to and get\_provided\_to. Each port's full name and type name can be retrieved using get\_full\_name and get\_type\_name methods inherited from uvm\_component.

uvm_void			
uvm_object			
uvm_report_obj	ect		
uvm_componen	t		
LASS DECLARATION virtual class uvm_component	uvm_port_compone	ent_base exten	ds
ETHODS			

## METHODS

### get\_connected\_to

pure virtual function void get\_connected\_to(ref uvm\_port\_list list)

For a port or export type, this function fills *list* with all of the ports, exports and implementations that this port is connected to.

### get\_provided\_to

pure virtual function void get\_provided\_to(ref uvm\_port\_list list)

For an implementation or export type, this function fills *list* with all of the ports, exports and implementations that this port is provides its implementation to.

#### is\_port

pure virtual function bit is\_port()

#### is\_export

pure virtual function bit is\_export()

#### is\_imp

pure virtual function bit is\_imp()

These function determine the type of port. The functions are mutually exclusive; one will return 1 and the other two will return 0.


## uvm\_port\_component #(PORT)

See description of uvm\_port\_component\_base for information about this class

### Summary

## uvm\_port\_component #(PORT)

See description of uvm\_port\_component\_base for information about this class



## **M**ETHODS

## get\_port

function PORT get\_port()

Retrieve the actual port object that this proxy refers to.

# uvm\_port\_base #(IF)

Transaction-level communication between components is handled via its ports, exports, and imps, all of which derive from this class.

The uvm\_port\_base extends IF, which is the type of the interface implemented by derived port, export, or implementation. IF is also a type parameter to uvm\_port\_base.

*IF* The interface type implemented by the subtype to this base port

The UVM provides a complete set of ports, exports, and imps for the OSCI- standard TLM interfaces. They can be found in the ../src/tlm/ directory. For the TLM interfaces, the IF parameter is always uvm\_tlm\_if\_base #(T1,T2).

Just before <uvm\_component::end\_of\_elaboration>, an internal

uvm\_component::resolve\_bindings process occurs, after which each port and export holds a list of all imps connected to it via hierarchical connections to other ports and exports. In effect, we are collapsing the port's fanout, which can span several levels up and down the component hierarchy, into a single array held local to the port. Once the list is determined, the port's min and max connection settings can be checked and enforced.

uvm\_port\_base possesses the properties of components in that they have a hierarchical instance path and parent. Because SystemVerilog does not support multiple inheritance, uvm\_port\_base can not extend both the interface it implements and uvm\_component. Thus, uvm\_port\_base contains a local instance of uvm\_component, to which it delegates

#### Summary

```
uvm port base #(IF)
Transaction-level communication between components is handled via its ports,
exports, and imps, all of which derive from this class.
 CLASS HIERARCHY
     IF
     uvm_port_base#(IF)
 CLASS DECLARATION
     virtual class uvm_port_base #(
         type IF = uvm void
     ) extends IF
 METHODS
   new
                           The first two arguments are the normal
                           uvm component constructor arguments.
  get_name
                           Returns the leaf name of this port.
   get_full_name
                           Returns the full hierarchical name of this port.
                           Returns the handle to this port's parent, or null if it
   get_parent
                           has no parent.
   get_comp
                           Returns a handle to the internal proxy component
                           representing this port.
                           Returns the type name to this port.
  get_type_name
                           Returns the mininum number of implementation ports
  min size
                           that must be connected to this port by the
                           end of elaboration phase.
                           Returns the maximum number of implementation
   max size
                           ports that must be connected to this port by the
                           end of elaboration phase.
   is unbounded
                           Returns 1 if this port has no maximum on the number
                           of implementation ports this port can connect to.
  is port
   is export
  is imp
                           Returns 1 if this port is of the type given by the
                           method name, 0 otherwise.
                           Gets the number of implementation ports connected
   size
                           to this port.
   set_default_index
                           Sets the default implementation port to use when
                           calling an interface method.
                           Connects this port to the given provider port.
   connect
                           The debug_connected_to method outputs a visual
   debug_connected_to
                           text display of the port/export/imp network to which
                           this port connects (i.e., the port's fanout).
                           The debug_provided_to method outputs a visual
   debug provided to
                           display of the port/export network that ultimately
                           connect to this port (i.e., the port's fanin).
   resolve_bindings
                           This callback is called just before entering the
                           end_of_elaboration phase.
                           Returns the implementation (imp) port at the given
   get_if
                           index from the array of imps this port is connected
                           to.
```

## METHODS

new

function new	(string uvm_component uvm_port_type_e int int	port_type,	= 0, = 1,)
--------------	---	------------	---------------

The first two arguments are the normal uvm\_component constructor arguments.

The *port\_type* can be one of UVM\_PORT, UVM\_EXPORT, or UVM\_IMPLEMENTATION.

The *min\_size* and *max\_size* specify the minimum and maximum number of implementation (imp) ports that must be connected to this port base by the end of elaboration. Setting *max\_size* to *UVM\_UNBOUNDED\_CONNECTIONS* sets no maximum, i.e., an unlimited number of connections are allowed.

By default, the parent/child relationship of any port being connected to this port is not checked. This can be overridden by configuring the port's *check\_connection\_relationships* bit via set\_config\_int. See connect for more information.

get_name
function string get_name()
Returns the leaf name of this port.

#### get\_full\_name

virtual function string get\_full\_name()

Returns the full hierarchical name of this port.

#### get\_parent

virtual	function	uvm_	_component	get_	parent()
---------	----------	------	------------	------	----------

Returns the handle to this port's parent, or null if it has no parent.

#### get\_comp

virtual function uvm\_port\_component\_base get\_comp()

Returns a handle to the internal proxy component representing this port.

Ports are considered components. However, they do not inherit uvm\_component. Instead, they contain an instance of uvm\_port\_component #(PORT) that serves as a proxy to this port.

#### get\_type\_name

virtual function string get\_type\_name()

Returns the type name to this port. Derived port classes must implement this method to

return the concrete type. Otherwise, only a generic "uvm\_port", "uvm\_export" or "uvm\_implementation" is returned.

#### min\_size

Returns the mininum number of implementation ports that must be connected to this port by the end\_of\_elaboration phase.

#### max\_size

Returns the maximum number of implementation ports that must be connected to this port by the end\_of\_elaboration phase.

#### is\_unbounded

function	bit	is_	_unbounded	()	
----------	-----	-----	------------	----	--

Returns 1 if this port has no maximum on the number of implementation ports this port can connect to. A port is unbounded when the *max\_size* argument in the constructor is specified as *UVM\_UNBOUNDED\_CONNECTIONS*.

#### is\_port

nction bit is_port ()
-----------------------

#### is\_export

function	bit	is_export	()
----------	-----	-----------	----

#### is\_imp

function bit is\_imp ()

Returns 1 if this port is of the type given by the method name, 0 otherwise.

#### size

function	int	size	()
----------	-----	------	----

Gets the number of implementation ports connected to this port. The value is not valid before the end\_of\_elaboration phase, as port connections have not yet been resolved.

#### set\_default\_index

function void set\_default\_index (int index)

Sets the default implementation port to use when calling an interface method. This

method should only be called on UVM\_EXPORT types. The value must not be set before the end\_of\_elaboration phase, when port connections have not yet been resolved.

#### connect

virtual function void connect (this\_type provider)

Connects this port to the given *provider* port. The ports must be compatible in the following ways

- Their type parameters must match
- The provider's interface type (blocking, non-blocking, analysis, etc.) must be compatible. Each port has an interface mask that encodes the interface(s) it supports. If the bitwise AND of these masks is equal to the this port's mask, the requirement is met and the ports are compatible. For example, an uvm\_blocking\_put\_port #(T) is compatible with an uvm\_put\_export #(T) and uvm\_blocking\_put\_imp #(T) because the export and imp provide the interface required by the uvm\_blocking\_put\_port.
- Ports of type UVM\_EXPORT can only connect to other exports or imps.
- Ports of type UVM\_IMPLEMENTATION can not be connected, as they are bound to the component that implements the interface at time of construction.

In addition to type-compatibility checks, the relationship between this port and the *provider* port will also be checked if the port's *check\_connection\_relationships* configuration has been set. (See new for more information.)

#### Relationships, when enabled, are checked are as follows

- If this port is an UVM\_PORT type, the *provider* can be a parent port, or a sibling export or implementation port.
- If this port is an UVM\_EXPORT type, the provider can be a child export or implementation port.

If any relationship check is violated, a warning is issued.

Note- the <uvm\_component::connect> method is related to but not the same as this method. The component's connect method is a phase callback where port's connect method calls are made.

#### debug\_connected\_to

The debug\_connected\_to method outputs a visual text display of the port/export/imp network to which this port connects (i.e., the port's fanout).

This method must not be called before the end\_of\_elaboration phase, as port connections are not resolved until then.

#### debug\_provided\_to

The debug\_provided\_to method outputs a visual display of the port/export network that

ultimately connect to this port (i.e., the port's fanin).

This method must not be called before the end\_of\_elaboration phase, as port connections are not resolved until then.

### resolve\_bindings

```
virtual function void resolve_bindings()
```

This callback is called just before entering the end\_of\_elaboration phase. It recurses through each port's fanout to determine all the imp destina- tions. It then checks against the required min and max connections. After resolution, size returns a valid value and get\_if can be used to access a particular imp.

This method is automatically called just before the start of the end\_of\_elaboration phase. Users should not need to call it directly.

#### get\_if

```
function uvm_port_base #(IF) get_if(int index=0)
```

Returns the implementation (imp) port at the given index from the array of imps this port is connected to. Use size to get the valid range for index. This method can only be called at the end\_of\_elaboration phase or after, as port connections are not resolved before then.

# Phasing

UVM implements an automated mechanism for phasing the execution of the various components in a testbench.

## Contents

Phasing	UVM implements an automated mechanism for phasing the execution of the various components in a testbench.
Pre-Defined Phases	This section describes the set of pre-defined phases provided as a standard part of the UVM library.
User-Defined Phases	To defined your own custom phase, use the following pattern
Phasing Implementation	The API described here provides a general purpose testbench phasing solution, consisting of a phaser machine, traversing a master schedule graph, which is built by the integrator from one or more instances of template schedules provided by UVM or by 3rd-party VIP, and which supports implicit or explicit synchronization, runtime control of threads and jumps.
uvm_phase	This base class defines everything about a phase: behavior, state, and context
uvm_domain	Phasing schedule node representing an independent branch of the schedule.
uvm_bottomup_phase	Virtual base class for function phases that operate bottom-up.
uvm_topdown_phase	Virtual base class for function phases that operate top- down.
uvm_task_phase	Base class for all task phases.

# **Pre-Defined Phases**

This section describes the set of pre-defined phases provided as a standard part of the UVM library.

Pre-Defined Phases		
This section describes the s of the UVM library.	set of pre-defined phases provided as a standard part	
Common Phases Global Variables	The common phases are the set of function and task phases that all <a href="https://www.components">www.components</a> execute together.	
build_ph	Create and configure of testbench structure	
connect_ph	Establish cross-component connections.	
end_of_elaboration_ph	Fine-tune the testbench.	
start_of_simulation_ph	Get ready for DUT to be simulated.	
run_ph	Stimulate the DUT.	
extract_ph	Extract data from different points of the verficiation environment.	
check_ph	Check for any unexpected conditions in the verification environment.	
report_ph	Report results of the test.	
final_ph	Tie up loose ends.	
RUN-TIME SCHEDULE	The run-time schedule is the pre-defined phase	

GLOBAL VARIABLES	schedule which runs concurrently to the run_ph global run phase.
pre_reset_ph	Before reset is asserted.
reset_ph	Reset is asserted.
post_reset_ph	After reset is de-asserted.
pre_configure_ph	Before the DUT is configured by the SW.
configure_ph	The SW configures the DUT.
post_configure_ph	After the SW has configured the DUT.
pre_main_ph	Before the primary test stimulus starts.
main_ph	Primary test stimulus.
post_main_ph	After enough of the primary test stimulus.
pre_shutdown_ph	Before things settle down.
shutdown_ph	Letting things settle down.
post_shutdown_ph	After things have settled down.

## **COMMON PHASES GLOBAL VARIABLES**

The common phases are the set of function and task phases that all uvm\_components execute together. All uvm\_components are always synchronized with respect to the common phases.

The common phases are executed in the sequence they are specified below.

## build\_ph

Create and configure of testbench structure

uvm\_topdown\_phase that calls the uvm\_component::build\_phase method.

#### **Upon entry**

- The top-level components have been instantiated under uvm\_root.
- Current simulation time is still equal to 0 but some "delta cycles" may have occurred

#### **Typical Uses**

- Instantiate sub-components.
- Instantiate register model.
- Get configuration values for the component being built.
- Set configuration values for sub-components.

#### **Exit Criteria**

• All uvm\_components have been instantiated.

### connect\_ph

Establish cross-component connections.

uvm\_bottomup\_phase that calls the uvm\_component::connect\_phase method.

#### **Upon Entry**

- All components have been instantiated.
- Current simulation time is still equal to 0 but some "delta cycles" may have

#### occurred.

#### **Typical Uses**

- Connect TLM ports and exports.
- Connect TLM initiator sockets and target sockets.
- Connect register model to adapter components.
- Setup explicit phase domains.

#### **Exit Criteria**

- All cross-component connections have been established.
- All independent phase domains are set.

## end\_of\_elaboration\_ph

Fine-tune the testbench.

uvm\_bottomup\_phase that calls the uvm\_component::end\_of\_elaboration\_phase method.

#### **Upon Entry**

- The verification environment has been completely assembled.
- Current simulation time is still equal to 0 but some "delta cycles" may have occurred.

#### **Typical Uses**

- Display environment topology.
- Open files.
- Define additional configuration settings for components.

#### **Exit Criteria**

None.

## start\_of\_simulation\_ph

Get ready for DUT to be simulated.

uvm\_bottomup\_phase that calls the uvm\_component::start\_of\_simulation\_phase method.

#### **Upon Entry**

- Other simulation engines, debuggers, hardware assisted platforms and all other run-time tools have been started and synchronized.
- The verification environment has been completely configured and is ready to start.
- Current simulation time is still equal to 0 but some "delta cycles" may have occurred.

### **Typical Uses**

- Display environment topology
- Set debugger breakpoint
- Set initial run-time configuration values.

### **Exit Criteria**

None.

## run\_ph

Stimulate the DUT.

This uvm\_task\_phase calls the uvm\_component::run\_phase virtual method. This phase runs in parallel to the runtime phases, <uvm\_pre\_reset\_ph> through <uvm\_post\_shutdown\_ph>. All components in the testbench are synchronized with respect to the run phase regardles of the phase domain they belong to.

#### **Upon Entry**

- Indicates that power has been applied.
- There should not have been any active clock edges before entry into this phase (e.g. x->1 transitions via initial blocks).
- Current simulation time is still equal to 0 but some "delta cycles" may have occurred.

#### **Typical Uses**

- Components implement behavior that is exhibited for the entire run-time, across the various run-time phases.
- Backward compatibility with OVM.

#### **Exit Criteria**

- The DUT no longer needs to be simulated, and
- The <uvm\_post\_shutdown\_ph> is ready to end

The run phase terminates in one of four ways.

#### 1. Explicit call to global\_stop\_request

When global\_stop\_request is called, an ordered shut-down for the run phase begins. First, all enabled components' uvm\_component::stop tasks are called bottom-up, i.e., childrens' uvm\_component::stop tasks are called before the parent's.

Stopping a component is enabled by its uvm\_component::enable\_stop\_interrupt bit. Each component can implement uvm\_component::stop to allow completion of in-progress transactions, flush queues, and other shut-down activities. Upon return from uvm\_component::stop by all enabled components, the run phase becomes ready to end pending completion of the runtime phases (i.e. the <uvm\_post\_shutdown\_ph> being ready to end.

If any component raised a phase objection in uvm\_component::run\_phase(), this stopping procedure is deferred until all outstanding objections have been dropped.

#### 2. All run phase objections have been dropped after having been raised

When all objections on the run phase objection have been dropped by the uvm\_component::run\_phase() methods, global\_stop\_request is called automatically, thus kicking off the stopping procedure described above.

If no component ever raises a phase objection, this termination mechanism never happens.

#### 3. Explicit call to uvm\_component::kill or uvm\_component::do\_kill\_all

When uvm\_component::kill is called, that component's uvm\_component::run\_phase processes are killed immediately. The uvm\_component::do\_kill\_all methods applies to the component and all its descendants.

Use of this method is not recommended. It is better to use the stopping mechanism, which affords a more ordered, safer shut-down. If an immediate termination is desired, a <uvm\_component::jump> to the <uvm\_extract\_ph> phase is recommended as this will cause both the run phase and the parallel runtime phases to immediately end and go to extract.

#### 4. Timeout

The phase ends if the timeout expires before an explicit call to global\_stop\_request or uvm\_component::kill. By default, the timeout is set to 0, which is no timeout. You may override this via set\_global\_timeout.

If a timeout occurs in your simulation, or if simulation never ends despite completion of your test stimulus, then it usually indicates a missing call to global\_stop\_request.

#### extract\_ph

Extract data from different points of the verficiation environment.

uvm\_bottomup\_phase that calls the uvm\_component::extract\_phase method.

#### **Upon Entry**

- The DUT no longer needs to be simulated.
- Simulation time will no longer advance.

#### **Typical Uses**

- Extract any remaining data and final state information from scoreboard and testbench components
- Probe the DUT (via zero-time hierarchical references and/or backdoor accesses) for final state information.
- Compute statistics and summaries.
- Display final state information
- Close files.

#### **Exit Criteria**

• All data has been collected and summarized.

#### check\_ph

Check for any unexpected conditions in the verification environment.

uvm\_bottomup\_phase that calls the uvm\_component::check\_phase method.

### **Upon Entry**

• All data has been collected.

### **Typical Uses**

Check that no unaccounted-for data remain.

#### **Exit Criteria**

• Test is known to have passed or failed.

### report\_ph

Report results of the test.

uvm\_bottomup\_phase that calls the uvm\_component::report\_phase method.

#### **Upon Entry**

• Test is known to have passed or failed.

#### **Typical Uses**

- Report test results.
- Write results to file.

#### **Exit Criteria**

• End of test.

## final\_ph

Tie up loose ends.

uvm\_topdown\_phase that calls the uvm\_component::final\_phase method.

#### **Upon Entry**

• All test-related activity has completed.

#### **Typical Uses**

- Close files.
- Terminate co-simulation engines.

#### **Exit Criteria**

• Ready to exit simulator.

## **RUN-TIME SCHEDULE GLOBAL VARIABLES**

The run-time schedule is the pre-defined phase schedule which runs concurrently to the run\_ph global run phase. By default, all uvm\_components using the run-time schedule are synchronized with respect to the pre-defined phases in the schedule. It is possible for components to belong to different domains in which case their schedules can be unsynchronized.

#### pre\_reset\_ph

#### Before reset is asserted.

uvm\_task\_phase that calls the uvm\_component::pre\_reset\_phase method. This phase
starts at the same time as the <uvm\_run\_ph> unless a user defined phase is inserted in

front of this phase.

#### **Upon Entry**

- Indicates that power has been applied but not necessarily valid or stable.
- There should not have been any active clock edges before entry into this phase.

#### **Typical Uses**

- Wait for power good.
- Components connected to virtual interfaces should initialize their output to X's or Z's.
- Initialize the clock signals to a valid value
- Assign reset signals to X (power-on reset).
- Wait for reset signal to be asserted if not driven by the verification environment.

#### **Exit Criteria**

- Reset signal, if driven by the verification environment, is ready to be asserted.
- Reset signal, if not driven by the verification environment, is asserted.

#### reset\_ph

Reset is asserted.

uvm\_task\_phase that calls the uvm\_component::reset\_phase method.

#### **Upon Entry**

• Indicates that the hardware reset signal is ready to be asserted.

#### **Typical Uses**

- Assert reset signals.
- Components connected to virtual interfaces should drive their output to their specified reset or idle value.
- Components and environments should initialize their state variables.
- Clock generators start generating active edges.
- De-assert the reset signal(s) just before exit.
- Wait for the reset signal(s) to be de-asserted.

#### **Exit Criteria**

- Reset signal has just been de-asserted.
- Main or base clock is working and stable.
- At least one active clock edge has occurred.
- Output signals and state variables have been initialized.

#### post\_reset\_ph

After reset is de-asserted.

uvm\_task\_phase that calls the uvm\_component::post\_reset\_phase method.

#### **Upon Entry**

• Indicates that the DUT reset signal has been de-asserted.

#### **Typical Uses**

• Components should start behavior appropriate for reset being inactive. For example, components may start to transmit idle transactions or interface training and rate negotiation. This behavior typically continues beyond the end of this phase.

#### **Exit Criteria**

• The testbench and the DUT are in a known, active state.

### pre\_configure\_ph

Before the DUT is configured by the SW.

uvm\_task\_phase that calls the uvm\_component::pre\_configure\_phase method.

#### **Upon Entry**

• Indicates that the DUT has been completed reset and is ready to be configured.

#### **Typical Uses**

- Procedurally modify the DUT configuration information as described in the environment (and that will be eventually uploaded into the DUT).
- Wait for components required for DUT configuration to complete training and rate negotiation.

#### **Exit Criteria**

• DUT configuration information is defined.

## configure\_ph

The SW configures the DUT.

uvm\_task\_phase that calls the uvm\_component::configure\_phase method.

#### **Upon Entry**

• Indicates that the DUT is ready to be configured.

#### **Typical Uses**

- Components required for DUT configuration execute transactions normally.
- Set signals and program the DUT and memories (e.g. read/write operations and sequences) to match the desired configuration for the test and environment.

#### **Exit Criteria**

• The DUT has been configured and is ready to operate normally.

## post\_configure\_ph

After the SW has configured the DUT.

uvm\_task\_phase that calls the uvm\_component::post\_configure\_phase method.

#### **Upon Entry**

• Indicates that the configuration information has been fully uploaded.

#### **Typical Uses**

- Wait for configuration information to fully propagate and take effect.
- Wait for components to complete training and rate negotiation.
- Enable the DUT.
- Sample DUT configuration coverage.

#### **Exit Criteria**

• The DUT has been fully configured and enabled and is ready to start operating normally.

### pre\_main\_ph

Before the primary test stimulus starts.

uvm\_task\_phase that calls the uvm\_component::pre\_main\_phase method.

#### **Upon Entry**

• Indicates that the DUT has been fully configured.

#### **Typical Uses**

• Wait for components to complete training and rate negotiation.

#### **Exit Criteria**

- All components have completed training and rate negotiation.
- All components are ready to generate and/or observe normal stimulus.

### main\_ph

Primary test stimulus.

uvm\_task\_phase that calls the uvm\_component::main\_phase method.

#### **Upon Entry**

• The stimulus associated with the test objectives is ready to be applied.

#### **Typical Uses**

- Components execute transactions normally.
- Data stimulus sequences are started.
- Wait for a time-out or certain amount of time, or completion of stimulus sequences.

#### **Exit Criteria**

• Enough stimulus has been applied to meet the primary stimulus objective of the test.

### post\_main\_ph

After enough of the primary test stimulus.

uvm\_task\_phase that calls the uvm\_component::post\_main\_phase method.

#### **Upon Entry**

• The primary stimulus objective of the test has been met.

#### **Typical Uses**

• Included for symmetry.

#### **Exit Criteria**

• None.

### pre\_shutdown\_ph

Before things settle down.

uvm\_task\_phase that calls the uvm\_component::pre\_shutdown\_phase method.

#### **Upon Entry**

None.

#### Typical Uses

• Included for symmetry.

#### **Exit Criteria**

• None.

## shutdown\_ph

Letting things settle down.

uvm\_task\_phase that calls the uvm\_component::shutdown\_phase method.

#### **Upon Entry**

• None.

#### **Typical Uses**

- Wait for all data to be drained out of the DUT.
- Extract data still buffered in the DUT, usually through read/write operations or sequences.

#### **Exit Criteria**

- All data has been drained or extracted from the DUT.
- All interfaces are idle.

### post\_shutdown\_ph

After things have settled down.

uvm\_task\_phase that calls the uvm\_component::post\_shutdown\_phase method. The end
of this phase is synchronized to the end of the <uvm\_run\_ph> phase unless a user
defined phase is added after this phase.

#### **Upon Entry**

• No more "data" stimulus is applied to the DUT.

#### **Typical Uses**

 Perform final checks that require run-time access to the DUT (e.g. read accounting registers or dump the content of memories).

#### **Exit Criteria**

- All run-time checks have been satisfied.
- The <uvm\_run\_ph> phase is ready to end.

## **User-Defined Phases**

To defined your own custom phase, use the following pattern

1. extend the appropriate base class for your phase type

```
class my_PHASE_phase extends uvm_task_phase("PHASE");
class my_PHASE_phase extends uvm_topdown_phase("PHASE");
class my_PHASE_phase extends uvm_bottomup_phase("PHASE");
```

2. implement your exec\_task or exec\_func method

task exec\_task(uvm\_component comp, uvm\_phase schedule); function void exec\_func(uvm\_component comp, uvm\_phase schedule);

3. the implementation usually calls the related method on the component

comp.PHASE\_phase(uvm\_phase phase);

4. after declaring your phase singleton class, instantiate one for global use

```
static my_``PHASE``_phase my_``PHASE``_ph = new();
```

5. insert the phase in a schedule using the uvm\_phase::add\_phase.method in side your VIP base class's definition of the <uvm\_phase::define\_phase\_schedule> method.

## **User-Defined Phases**

To defined your own custom phase, use the following pattern


## **Phasing Implementation**

The API described here provides a general purpose testbench phasing solution, consisting of a phaser machine, traversing a master schedule graph, which is built by the integrator from one or more instances of template schedules provided by UVM or by 3rd-party VIP, and which supports implicit or explicit synchronization, runtime control of threads and jumps.

Each schedule leaf node refers to a single phase that is compatible with that VIP's components and which executes the required behavior via a functor or delegate extending the phase into component context as required. Execution threads are tracked on a per-component basis and various thread semantics available to allow defined phase control and responsibility.

#### **Class hierarchy**

A single class represents both the definition, the state, and the context of a phase. It is instantiated once as a singleton IMP and one or more times as nodes in a graph which represents serial and parallel phase relationships and stores current state as the phaser progresses, and the phase implementation which specifies required component behavior (by extension into component context if non-default behavior required.)



#### The following classes related to phasing are defined herein

uvm\_phase : The base class for defining a phase's behavior, state, context

uvm\_bottomup\_phase : A phase implemenation for bottom up function phases.

uvm\_topdown\_phase : A phase implemenation for topdown function phases.

uvm\_task\_phase : A phase implemenation for task phases.

## **Phasing Implementation**

The API described here provides a general purpose testbench phasing solution, consisting of a phaser machine, traversing a master schedule graph, which is built by the integrator from one or more instances of template schedules provided by UVM or by 3rd-party VIP, and which supports implicit or explicit synchronization, runtime control of threads and jumps.

## uvm\_phase

This base class defines everything about a phase: behavior, state, and context

To define behavior, it is extended by UVM or the user to create singleton objects which capture the definition of what the phase does and how it does it. These are then cloned to produce multiple nodes which are hooked up in a graph structure to provide context: which phases follow which, and to hold the state of the phase throughout its lifetime. UVM provides default extensions of this class for the standard runtime phases. VIP Providers can likewise extend this class to define the phase functor for a particular component context as required.

#### Phase Definition

Singleton instances of those extensions are provided as package variables. These instances define the attributes of the phase (not what state it is in) They are then cloned into schedule nodes which point back to one of these implementations, and calls it's virtual task or function methods on each participating component. It is the base class for phase functors, for both predefined and user-defined phases. Per-component overrides can use a customized imp.

To create custom phases, do not extend uvm\_phase directly: see the three predefined extended classes below which encapsulate behavior for different phase types: task, bottom-up function and top-down function.

Extend the appropriate one of these to create a uvm\_YOURNAME\_phase class (or YOURPREFIX\_NAME\_phase class) for each phase, containing the default implementation of the new phase, which must be a uvm\_component-compatible delegate, and which may be a null implementation. Instantiate a singleton instance of that class for your code to use when a phase handle is required. If your custom phase depends on methods that are not in uvm\_component, but are within an extended class, then extend the base YOURPREFIX\_NAME\_phase class with parameterized component class context as required, to create a specialized functor which calls your extended component classs methods. This scheme ensures compile-safety for your extended component classes while providing homogeneous base types for APIs and underlying data structures.

#### Phase Context

A schedule is a coherent group of one or mode phase/state nodes linked together by a graph structure, allowing arbitrary linear/parallel relationships to be specified, and executed by stepping through them in the graph order. Each schedule node points to a phase and holds the execution state of that phase, and has optional links to other nodes for synchronization.

The main build operations are: construct, add phases, and instantiate hierarchically within another schedule.

Structure is a DAG (Directed Acyclic Graph). Each instance is a node connected to others to form the graph. Hierarchy is overlaid with m\_parent. Each node in the graph

has zero or more successors, and zero or more predecessors. No nodes are completely isolated from others. Exactly one node has zero predecessors. This is the root node. Also the graph is acyclic, meaning for all nodes in the graph, by following the forward arrows you will never end up back where you started but you will eventually reach a node that has no successors.

#### Phase State

A given phase may appear multiple times in the complete phase graph, due to the multiple independent domain feature, and the ability for different VIP to customize their own phase schedules perhaps reusing existing phases. Each node instance in the graph maintains its own state of execution.

#### Phase Handle

Handles of this type uvm\_phase are used frequently in the API, both by the user, to access phasing-specific API, and also as a parameter to some APIs. In many cases, the singleton package-global phase handles can be used (eg. connect\_ph, run\_ph) in APIs. For those APIs that need to look up that phase in the graph, this is done automatically.

#### Summary uvm\_phase This base class defines everything about a phase: behavior, state, and context **CLASS HIERARCHY** uvm void uvm object uvm\_phase **CLASS DECLARATION** class uvm\_phase extends uvm\_object CONSTRUCTION Create a new phase node, with a name and a note of new its type name - name of this phase type - task, topdown func or bottomup func Returns the phase type as defined by get\_phase\_type uvm\_phase\_type STATE get state Accessor to return current state of this phase get\_run\_count Accessor to return the integer number of times this phase has executed Locate a phase node with the specified *name* and find return its handle. returns 1 if the containing uvm phase refers to the is same phase as the phase argument, 0 otherwise Returns 1 if the containing uvm\_phase refers to a is\_before phase that is earlier than the phase argument, 0 otherwise is\_after returns 1 if the containing uvm\_phase refers to a phase that is later than the phase argument, 0 otherwise CALLBACKS exec func Implements the functor/delegate functionality for a function phase type comp - the component to execute the functionality upon phase - the phase schedule that originated this phase call Implements the functor/delegate functionality for a exec task task phase type comp - the component to execute the

	functionality upon phase - the phase schedule that originated this phase call
phase_started	Generic notification function called prior to exec_func()/exec_task() phase - the phase schedule that originated this phase call
phase_ended	Generic notification function called after exec_func()/exec_task() phase - the phase schedule that originated this phase call
SCHEDULE	
add_phase	Build up a schedule structure inserting phase by phase, specifying linkage
add_schedule	Build up schedule structure by adding another schedule flattened within it.
get_parent	Returns the parent schedule node, if any, for hierarchical graph traversal
get_schedule	Returns the topmost parent schedule node, if any, for hierarchical graph traversal
get_schedule_name	Accessor to return the schedule name associated with this schedule
SYNCHRONIZATION	
get_objection	Return the uvm_objection that gates the termination of the phase.
raise_objection	Raise an objection to ending this phase Provides components with greater control over the phase flow for processes which are not implicit objectors to the phase.
drop_objection	Drop an objection to ending this phase
sync	Synchonize two domains, fully or partially
unsync	Remove synchonization between two domains, fully or partially
wait_for_state	Wait until this phase compares with the given <i>state</i> and <i>op</i> operand.
JUMPING	
jump	Jump to a specified phase.
jump_all	Make all schedules jump to a specified <i>phase</i> , even if the jump target is local.
get_jump_target	Return handle to the target phase of the current jump, or null if no jump is in progress.

## CONSTRUCTION

#### new

Create a new phase node, with a name and a note of its type name - name of this phase type - task, topdown func or bottomup func

## get\_phase\_type

function uvm\_phase\_type get\_phase\_type()

Returns the phase type as defined by uvm\_phase\_type

#### get\_state

function uvm\_phase\_state get\_state()

Accessor to return current state of this phase

#### get\_run\_count

function int get\_run\_count()

Accessor to return the integer number of times this phase has executed

#### find

function uvm\_phase find(string name)

Locate a phase node with the specified *name* and return its handle. Look first within the current schedule, then current domain, then global

#### is

function bit is(uvm\_phase phase)

returns 1 if the containing uvm\_phase refers to the same phase as the phase argument, 0 otherwise

#### is\_before

function bit is\_before(uvm\_phase phase)

Returns 1 if the containing uvm\_phase refers to a phase that is earlier than the phase argument, 0 otherwise

#### is\_after

function bit is\_after(uvm\_phase phase)

returns 1 if the containing uvm\_phase refers to a phase that is later than the phase argument, 0 otherwise

## CALLBACKS

## <u>exec\_func</u>

virtual function void exec\_func(uvm\_component comp,

uvm phase p	hase)
-------------	-------

Implements the functor/delegate functionality for a function phase type comp - the component to execute the functionality upon phase - the phase schedule that originated this phase call

```
exec_task
```

Implements the functor/delegate functionality for a task phase type comp - the component to execute the functionality upon phase - the phase schedule that originated this phase call

#### phase\_started

virtual function void phase\_started(uvm\_phase phase)

Generic notification function called prior to exec\_func()/exec\_task() phase - the phase schedule that originated this phase call

### phase\_ended

virtual function void phase\_ended(uvm\_phase phase)

Generic notification function called after exec\_func()/exec\_task() phase - the phase schedule that originated this phase call

## SCHEDULE

#### add\_phase

Build up a schedule structure inserting phase by phase, specifying linkage

Phases can be added anywhere, in series or parallel with existing nodes

phase	handle of singleton derived imp containing actual functor. by default the new phase is appended to the schedule
with_phase	specify to add the new phase in parallel with this one
after_phase	specify to add the new phase as successor to this one
before_phase	specify to add the new phase as predecessor to this one

## add\_schedule

function void add\_schedule(uvm\_phase schedule,

uvm_phase	with_phase	=	null,
uvm_phase	after_phase	=	null,
uvm_phase	before_phase	=	null )

Build up schedule structure by adding another schedule flattened within it.

Inserts a schedule structure hierarchically within the enclosing schedule's graph. It is essentially flattened graph-wise, but the hierarchy is preserved by the 'm\_parent' handles which point to that schedule's begin node.

schedule	handle of new schedule to insert within this one
with_phase	specify to add the schedule in parallel with this phase node
after_phase	specify to add the schedule as successor to this phase node
before_phase	specify to add the schedule as predecessor to this phase node

#### get\_parent

function uvm\_phase get\_parent()

Returns the parent schedule node, if any, for hierarchical graph traversal

### get\_schedule

function uvm\_phase get\_schedule()

Returns the topmost parent schedule node, if any, for hierarchical graph traversal

### get\_schedule\_name

function string get\_schedule\_name()

Accessor to return the schedule name associated with this schedule

## **Synchronization**

### get\_objection

function uvm\_objection get\_objection()

Return the uvm\_objection that gates the termination of the phase.

## raise\_objection

Raise an objection to ending this phase Provides components with greater control over the phase flow for processes which are not implicit objectors to the phase.

```
while(1) begin
   some_phase.raise_objection(this);
   ...
   some_phase.drop_objection(this);
end
...
```

## drop\_objection

Drop an objection to ending this phase

The drop is expected to be matched with an earlier raise.

#### sync

Synchonize two domains, fully or partially

target	handle of target domain to synchronize this one to
phase	optional single phase to synchronize, otherwise all
with_phase	optional different target-domain phase to synchronize with

#### unsync

Remove synchonization between two domains, fully or partially

target	handle of target domain to remove synchronization from
phase	optional single phase to un-synchronize, otherwise all
with_phase	optional different target-domain phase to un-synchronize with

## wait\_for\_state

Wait until this phase compares with the given *state* and *op* operand. For UVM\_EQ and UVM\_NE operands, several uvm\_phase\_states can be supplied by ORing their enum constants, in which case the caller will wait until the phase state is any of (UVM\_EQ) or none of (UVM\_NE) the provided states.

To wait for the phase to be at the started state or after

```
wait_for_state(UVM_PHASE_STARTED, UVM_GT);
```

```
wait_for_state(UVM_PHASE_STARTED | UVM_PHASE_EXECUTING, UVM_EQ);
```

## JUMPING

#### jump

Jump to a specified *phase*. If the destination *phase* is within the current phase schedule, a simple local jump takes place. If the jump-to *phase* is outside of the current schedule then the jump affects other schedules which share the phase.

#### jump\_all

static function void jump\_all(uvm\_phase phase)

Make all schedules jump to a specified *phase*, even if the jump target is local. The jump happens to all phase schedules that contain the jump-to *phase*, i.e. a global jump.

#### get\_jump\_target

function uvm\_phase get\_jump\_target()

Return handle to the target phase of the current jump, or null if no jump is in progress. Valid for use during the phase\_ended() callback

## uvm\_domain

Phasing schedule node representing an independent branch of the schedule. Handle used to assign domains to components or hierarchies in the testbench

	Summary							
	<b>uvm_domain</b> Phasing schedule node representing an independent branch of the schedule.							
	CLASS HIERARCHY							
	uvm_void							
	uvm_object							
	uvm_phase							

uvm_domain	
CLASS DECLARATION	
class uvm_domain	extends uvm_phase
Methods get_common_domain	Get the common domain objection which consists of
	the common phases that all components executed together (build, connect,, report, final).

## **M**ETHODS

## get\_common\_domain

static function uvm\_domain get\_common\_domain()

Get the common domain objection which consists of the common phases that all components executed together (build, connect, ..., report, final).

## uvm\_bottomup\_phase

Virtual base class for function phases that operate bottom-up. The pure virtual function execute() is called for each component. This is the default traversal so is included only for naming.

A bottom-up function phase completes when the execute() method has been called and returned on all applicable components in the hierarchy.

tual base c	lass for function phases that operate bottom-up.
CLASS HIERAR	СНҮ
uvm_vo	id
uvm_ot	ject
uvm_ph	ottomup_phase
	ottomup_phase
uvm_b	ottomup_phase

## Methods

#### new

function new(string name)

Create a new instance of a bottom-up phase.

#### traverse

```
virtual function void traverse(uvm_component comp,
uvm_phase phase,
uvm_phase_state state)
```

Traverses the component tree in bottom-up order, calling execute for each component.

#### execute


protected virtual function void execute(uvm\_component comp, uvm\_phase phase)

Executes the bottom-up phase *phase* for the component *comp*.

## uvm\_topdown\_phase

Virtual base class for function phases that operate top-down. The pure virtual function execute() is called for each component.

A top-down function phase completes when the execute() method has been called and returned on all applicable components in the hierarchy.



## **M**ETHODS

#### new

function new(string name)

Create a new instance of a top-down phase

#### traverse

virtual	function	void	traverse(uvm_component	comp,
				phase,
			uvm_phase_state	state )

Traverses the component tree in top-down order, calling execute for each component.

#### execute

protected virtual function void execute(uvm\_component comp, uvm\_phase phase)

Executes the top-down phase *phase* for the component *comp*.

## uvm\_task\_phase

Base class for all task phases. It forks a call to uvm\_phase::exec\_task() for each component in the hierarchy.

A task phase completes when there are no raised objections to the end of phase. The completion of the task does not imply, nor is it required for, the end of phase. Once the phase completes, any remaining forked uvm\_phase::exec\_task() threads are forcibly and immediately killed.

The only way for a task phase to extend over time is if there is at least one component that raises an objection.

```
class my_comp extends uvm_component;
    task main_phase(uvm_phase phase);
        phase.raise_objection(this, "Applying stimulus")
        ...
        phase.drop_objection(this, "Applied enough stimulus")
        endtask
endclass
```

_	c_phase
se class for	all task phases.
CLASS HIERARG	сну
uvm_vo	id
uvm_ob	ject
uvm_ph	ase
uvm_ta	ask_phase
CLASS DECLARA	\TION
	ation class uvm_task_phase extends uvm_phase
virtual	class uvm_task_phase extends uvm_phase
virtual Methods	

## **M**ETHODS

#### new

function new(string name)

Create a new instance of a task-based phase

#### traverse

virtual	function	void	traverse(uv	vm_compor	nent	comp,	
			uv	vm_phase		phase,	
			uv	vm_phase_	_state	state )	)

Traverses the component tree in bottom-up order, calling execute for each component. The actual order for task-based phases doesn't really matter, as each component task is executed in a separate process whose starting order is not deterministic.

#### execute


```
protected virtual function void execute(uvm_component comp,
uvm_phase phase)
```

Fork the task-based phase phase for the component *comp*.

# **REPORTING CLASSES**

The reporting classes provide a facility for issuing reports with consistent formatting. Users can configure what actions to take and what files to send output to based on report severity, ID, or both severity and ID. Users can also filter messages based on their verbosity settings.

The primary interface to the UVM reporting facility is the uvm\_report\_object from which all uvm\_components extend. The uvm\_report\_object delegates most tasks to its internal uvm\_report\_handler. If the report handler determines the report is not filtered based the configured verbosity setting, it sends the report to the central uvm\_report\_server for formatting and processing.



# Summary

#### **Reporting Classes**

The reporting classes provide a facility for issuing reports with consistent formatting.

# uvm\_report\_object

The uvm\_report\_object provides an interface to the UVM reporting facility. Through this interface, components issue the various messages that occur during simulation. Users can configure what actions are taken and what file(s) are output for individual messages from a particular component or for all messages from all components in the environment. Defaults are applied where there is no explicit configuration.

Most methods in uvm\_report\_object are delegated to an internal instance of an uvm\_report\_handler, which stores the reporting configuration and determines whether an issued message should be displayed based on that configuration. Then, to display a message, the report handler delegates the actual formatting and production of messages to a central uvm\_report\_server.

A report consists of an id string, severity, verbosity level, and the textual message itself. They may optionally include the filename and line number from which the message came. If the verbosity level of a report is greater than the configured maximum verbosity level of its report object, it is ignored. If a report passes the verbosity filter in effect, the report's action is determined. If the action includes output to a file, the configured file descriptor(s) are determined.

Actions can be set for (in increasing priority) severity, id, and (severity,id) pair. They include output to the screen UVM\_DISPLAY, whether the message counters should be incremented UVM\_COUNT, and whether a \$finish should occur UVM\_EXIT.


Default Actions The following provides the default actions assigned to each severity. These can be overridden by any of the set\_\*\_action methods.

UVM INFO -	UVM DISPLAY		
UVM WARNING -	UVM DISPLAY		
UVM ERROR -	UVM DISPLAY	UVM COUNT	
UVM FATAL -			
UVM_FAIAL -	UVM_DISPLAY	UVM_EATI	

File descriptors	These can be set by (in increasing priority) default, severity level, an id, or (severity,id) pair. File descriptors are standard verilog file descriptors; they may refer to more than one file. It is the user's responsibility to open and close them.

Default file handle The default file handle is 0, which means that reports are not sent to a file even if an UVM\_LOG attribute is set in the action associated with the report. This can be overridden by any of the set\_\*\_file methods.

## Summary



2W	
	Creates a new report object with the give name.
EPORTING	
uvm_report_info uvm_report_warning uvm_report_error uvm_report_fatal	These are the primary reporting method in the UVM.
ALLBACKS	
report_info_hook report_error_hook report_warning_hook report_fatal_hook report_hook	These hook methods can be defined in derived classes to perform additional actions when reports are issued.
report_header	Prints version and copyright information
report_summarize	Outputs statistical information on the reports issued by the central report server. This method is called by the report serve if a report reaches the maximum quit
	count or has an UVM_EXIT action associated with it, e.g., as with fatal errors.
DNFIGURATION	
set_report_verbosity_level	This method sets the maximum verbosit level for reports for this component.
set_report_id_verbosity set_report_severity_id_verbosity	These methods associate the specified verbosity with reports of the given severity, id, or severity-id pair.
set_report_severity_action set_report_id_action set_report_severity_id_action	These methods associate the specified action or actions with reports of the give severity, id, or severity-id pair.
set_report_severity_override set_report_severity_id_override	These methods provide the ability to upgrade or downgrade a message in terms of severity given <i>severity</i> and <i>id</i> .
set_report_default_file set_report_severity_file set_report_id_file set_report_severity_id_file	These methods configure the report
	handler to direct some or all of its output to the given file descriptor.
get_report_verbosity_level	Gets the verbosity level in effect for this object.
get_report_action	Gets the action associated with reports having the given <i>severity</i> and <i>id</i> .
get_report_file_handle	Gets the file descriptor associated with reports having the given <i>severity</i> and <i>ia</i>
uvm_report_enabled	Returns 1 if the configured verbosity for this severity/id is greater than verbosity and the action associated with the giver severity and id is not UVM_NO_ACTION, else returns 0.
set_report_max_quit_count	Sets the maximum quit count in the report handler to <i>max_count</i> .

	default instance.
get_report_handler	Returns the underlying report handler to which most reporting tasks are delegated.
reset_report_handler	Resets the underlying report handler to its default settings.
get_report_server	Returns the uvm_report_server instance associated with this report object.
dump_report_state	This method dumps the internal state of the report handler.

#### new

function new(string name = "")

Creates a new report object with the given name. This method also creates a new uvm\_report\_handler object to which most tasks are delegated.

# REPORTING

## uvm\_report\_info

virtual function void uvm_report_info(string	id,
string	message,
int	verbosity = UVM_MEDIUM,
string	filename = "",
int	line = $0$ )

## uvm\_report\_warning

virtual function void uvm_report_warning(string id, string message, int verbosity string filename int line	= "",	IUM, )
--	-------	-----------

#### uvm\_report\_error

virtual function void uvm_report_error(string id, string message int verbost string filenar int line	ty = e =	" " ,	)
--	-------------	-------	---

## uvm\_report\_fatal

These are the primary reporting methods in the UVM. Using these instead of *\$display* and other ad hoc approaches ensures consistent output and central control over where

output is directed and any actions that result. All reporting methods have the same arguments, although each has a different default verbosity:

id	a unique id for the report or report group that can be used for identification and therefore targeted filtering. You can configure an individual report's actions and output file(s) using this id string.
message	the message body, preformatted if necessary to a single string.
verbosity	the verbosity of the message, indicating its relative importance. If this number is less than or equal to the effective verbosity level, see set_report_verbosity_level, then the report is issued, subject to the configured action and file descriptor settings. Verbosity is ignored for warnings, errors, and fatals. However, if a warning, error or fatal is demoted to an info message using the uvm_report_catcher, then the verbosity is taken into account.
filename/line	(Optional) The location from which the report was issued. Use the predefined macros, `FILE and `LINE If specified, it is displayed in the output.

# CALLBACKS

# report\_info\_hook

virtual	function	bit	report_info_hook(	string	id,	
					message,	
				int	verbosity,	
				string	filename,	
				int -	line	)

# report\_error\_hook

virtual function b	report_error_hook(string	id,	
		message,	
		verbosity,	
	string	filename,	
	int	line )	

# report\_warning\_hook

virtual function	on bit report	_warning_hook(string		
			message,	
		int	verbosity,	
		string	filename,	
		int	line	)
				)

# report\_fatal\_hook

virtual function bit report_fatal_hool	(string	id,	
		message,	
	int	verbosity,	
	string	filename,	
	int	line	)

#### report\_hook

These hook methods can be defined in derived classes to perform additional actions when reports are issued. They are called only if the UVM\_CALL\_HOOK bit is specified in the action associated with the report. The default implementations return 1, which allows the report to be processed. If an override returns 0, then the report is not processed.

First, the hook method associated with the report's severity is called with the same arguments as the given the report. If it returns 1, the catch-all method, report\_hook, is then called. If the severity-specific hook returns 0, the catch-all hook is not called.

#### report\_header

```
virtual function void report_header(UVM_FILE file = 0)
```

Prints version and copyright information. This information is sent to the command line if *file* is 0, or to the file descriptor *file* if it is not 0. The uvm\_root::run\_test task calls this method just before it component phasing begins.

## report\_summarize

```
virtual function void report_summarize(UVM_FILE file = 0)
```

Outputs statistical information on the reports issued by the central report server. This information will be sent to the command line if *file* is 0, or to the file descriptor *file* if it is not 0.

The run\_test method in uvm\_top calls this method.

#### die

```
virtual function void die()
```

This method is called by the report server if a report reaches the maximum quit count or has an UVM\_EXIT action associated with it, e.g., as with fatal errors.

If this report object is an uvm\_component and we're in a task-based phase (e.g. run), then die will issue a global\_stop\_request, which ends the phase and allows simulation to continue to the next phase.

If not a component, die calls report\_summarize and terminates simulation with *\$finish*.

# CONFIGURATION

# set\_report\_verbosity\_level

```
function void set_report_verbosity_level (int verbosity_level)
```

This method sets the maximum verbosity level for reports for this component. Any report from this component whose verbosity exceeds this maximum will be ignored.

## set\_report\_id\_verbosity

# set\_report\_severity\_id\_verbosity

function void	set_report_	_severity_id_	verbosity	(uvm_severity	severity,
				string	id,
				int	verbosity)

These methods associate the specified verbosity with reports of the given *severity*, *id*, or *severity-id* pair. An verbosity associated with a particular *severity-id* pair takes precedence over an verbosity associated with *id*, which take precedence over an an verbosity associated with a *severity*.

The *verbosity* argument can be any integer, but is most commonaly a predefined uvm\_verbosity value, UVM\_NONE, UVM\_LOW, UVM\_MEDIUM, UVM\_HIGH, UVM\_FULL.

## set\_report\_severity\_action

## set\_report\_id\_action

function	void	set_report_	_id_	_action	(str	ing	id,	
					uvm	action	action	)

## set\_report\_severity\_id\_action

These methods associate the specified action or actions with reports of the given *severity, id,* or *severity-id* pair. An action associated with a particular *severity-id* pair takes precedence over an action associated with *id*, which takes precedence over an an action associated with a *severity*.

The *action* argument can take the value UVM\_NO\_ACTION, or it can be a bitwise OR of any combination of UVM\_DISPLAY, UVM\_LOG, UVM\_COUNT, UVM\_STOP, UVM\_EXIT, and UVM\_CALL\_HOOK.

#### set\_report\_severity\_override

# set\_report\_severity\_id\_override

These methods provide the ability to upgrade or downgrade a message in terms of severity given *severity* and *id*. An upgrade or downgrade for a specific *id* takes precedence over an upgrade or downgrade associated with a *severity*.

## set\_report\_default\_file

```
function void set_report_default_file (UVM_FILE file)
```

# set\_report\_severity\_file

```
function void set_report_severity_file (uvm_severity severity,
UVM_FILE file )
```

## set\_report\_id\_file

```
function void set_report_id_file (string id,
UVM_FILE file)
```

## set\_report\_severity\_id\_file

These methods configure the report handler to direct some or all of its output to the given file descriptor. The *file* argument must be a multi-channel descriptor (mcd) or file id compatible with \$fdisplay.

A FILE descriptor can be associated with with reports of the given *severity*, *id*, or *severity-id* pair. A FILE associated with a particular *severity-id* pair takes precedence over a FILE associated with *id*, which take precedence over an a FILE associated with a *severity*, which takes precedence over the default FILE descriptor.

When a report is issued and its associated action has the UVM\_LOG bit set, the report will be sent to its associated FILE descriptor. The user is responsible for opening and closing these files.

# get\_report\_verbosity\_level

Gets the verbosity level in effect for this object. Reports issued with verbosity greater than this will be filtered out. The severity and tag arguments check if the verbosity level has been modified for specific severity/tag combinations.

```
get_report_action
```

Gets the action associated with reports having the given *severity* and *id*.

# get\_report\_file\_handle

Gets the file descriptor associated with reports having the given severity and id.

## uvm\_report\_enabled

function int	uvm_report_	_enabled(int		verbosity,			
		uvm_	severity	severity	=	UVM_INFO,	
		stri	ng	id	=		)

Returns 1 if the configured verbosity for this severity/id is greater than *verbosity* and the action associated with the given *severity* and *id* is not UVM\_NO\_ACTION, else returns 0.

See also get\_report\_verbosity\_level and get\_report\_action, and the global version of uvm\_report\_enabled.

## set\_report\_max\_quit\_count

function void set\_report\_max\_quit\_count(int max\_count)

Sets the maximum quit count in the report handler to *max\_count*. When the number of UVM\_COUNT actions reaches *max\_count*, the die method is called.

The default value of 0 indicates that there is no upper limit to the number of UVM\_COUNT reports.

# SETUP

#### set\_report\_handler

function void set\_report\_handler(uvm\_report\_handler handler)

Sets the report handler, overwriting the default instance. This allows more than one component to share the same report handler.

#### get\_report\_handler

function uvm\_report\_handler get\_report\_handler()

Returns the underlying report handler to which most reporting tasks are delegated.

# reset\_report\_handler

function void reset\_report\_handler

Resets the underlying report handler to its default settings. This clears any settings made with the set\_report\_\* methods (see below).

#### get\_report\_server

function uvm\_report\_server get\_report\_server()

Returns the <u>uvm\_report\_server</u> instance associated with this report object.

## dump\_report\_state

function void dump\_report\_state()

This method dumps the internal state of the report handler. This includes information about the maximum quit count, the maximum verbosity, and the action and files associated with severities, ids, and (severity, id) pairs.

# uvm\_report\_handler

The uvm\_report\_handler is the class to which most methods in uvm\_report\_object delegate. It stores the maximum verbosity, actions, and files that affect the way reports are handled.

The report handler is not intended for direct use. See <u>uvm\_report\_object</u> for information on the UVM reporting mechanism.

The relationship between uvm\_report\_object (a base class for uvm\_component) and uvm\_report\_handler is typically one to one, but it can be many to one if several uvm\_report\_objects are configured to use the same uvm\_report\_handler\_object. See uvm\_report\_object::set\_report\_handler.

The relationship between uvm\_report\_handler and uvm\_report\_server is many to one.

## Summary

uvm_report_handler								
•	The uvm_report_handler is the class to which most methods in uvm_report_object delegate.							
Methods								
new	Creates and initializes a new uvm_report_handler object.							
run_hooks	The run_hooks method is called if the UVM_CALL_HOOK action is set for a report.							
get_verbosity_level	Returns the verbosity associated with the given severity and id.							
get_action	Returns the action associated with the given <i>severity</i> and <i>id</i> .							
get_file_handle	Returns the file descriptor associated with the given severity and id.							
report	This is the common handler method used by the four core reporting methods (e.g., uvm_report_error) in uvm_report_object.							
format_action	Returns a string representation of the <i>action</i> , e.g., "DISPLAY".							

# METHODS

#### new

function new()

Creates and initializes a new uvm\_report\_handler object.

## run\_hooks

string	filename,
int	line )

The run\_hooks method is called if the UVM\_CALL\_HOOK action is set for a report. It first calls the client's uvm\_report\_object::report\_hook method, followed by the appropriate severity-specific hook method. If either returns 0, then the report is not processed.

# get\_verbosity\_level

Returns the verbosity associated with the given *severity* and *id*.

First, if there is a verbosity associated with the *(severity,id)* pair, return that. Else, if there is an verbosity associated with the *id*, return that. Else, return the max verbosity setting.

# get\_action

Returns the action associated with the given *severity* and *id*.

First, if there is an action associated with the *(severity,id)* pair, return that. Else, if there is an action associated with the *id*, return that. Else, if there is an action associated with the *severity*, return that. Else, return the default action associated with the *severity*.

# get\_file\_handle

Returns the file descriptor associated with the given *severity* and *id*.

First, if there is a file handle associated with the *(severity,id)* pair, return that. Else, if there is a file handle associated with the *id*, return that. Else, if there is an file handle associated with the *severity*, return that. Else, return the default file handle.

## report

virtual	function	void	report(uvm_severity string string int string int uvm_report_object	<pre>severity, name, id, message, verbosity_level, filename, line, client</pre>	)	
			uvm_report_object	client	)	

This is the common handler method used by the four core reporting methods (e.g., uvm\_report\_error) in uvm\_report\_object.

# format\_action

function string format\_action(uvm\_action action)

Returns a string representation of the *action*, e.g., "DISPLAY".

# uvm\_report\_server

uvm\_report\_server is a global server that processes all of the reports generated by an uvm\_report\_handler. None of its methods are intended to be called by normal testbench code, although in some circumstances the virtual methods process\_report and/or compose\_uvm\_info may be overloaded in a subclass.

## Summary

uvm_report_server	,					
uvm_report_server is a global server that processes all of the reports generated by an uvm_report_handler.						
VARIABLES						
id_count	An associative array holding the number of occurences for each unique report ID.					
Methods						
new	Creates the central report server, if not already created.					
set_server	Sets the global report server to use for reporting.					
get_server	Gets the global report server.					
set_max_quit_count get_max_quit_count	Get or set the maximum number of COUNT actions that can be tolerated before an UVM_EXIT action is taken.					
<pre>set_quit_count get_quit_count incr_quit_count reset_quit_count is_quit_count_reached</pre>	Set, get, increment, or reset to 0 the quit count, i.e., the number of COUNT actions issued. If is_quit_count_reached returns 1, then the quit					
set_severity_count get_severity_count incr_severity_count	counter has reached the maximum.					
reset_severity_counts	Set, get, or increment the counter for the given severity, or reset all severity counters to 0.					
set_id_count						
get_id_count incr_id_count	Set, get, or increment the counter for reports with the given id.					
process_report	Calls compose_message to construct the actual message to be output.					
compose_message	Constructs the actual string sent to the file or command line from the severity, component name, report id, and the message itself.					
summarize	See uvm_report_object::report_summarize method.					
dump_server_state	Dumps server state information.					
get_server	Returns a handle to the central report server.					

# VARIABLES

# id\_count

protected int id\_count[string]

An associative array holding the number of occurences for each unique report ID.

# **M**ETHODS

new
function new()

Creates the central report server, if not already created. Else, does nothing. The constructor is protected to enforce a singleton.

#### set\_server

```
static function void set_server(uvm_report_server server)
```

Sets the global report server to use for reporting. The report server is responsible for formatting messages.

#### get\_server

```
static function uvm_report_server get_server()
```

Gets the global report server. The method will always return a valid handle to a report server.

## set\_max\_quit\_count

# get\_max\_quit\_count

```
function int get_max_quit_count()
```

Get or set the maximum number of COUNT actions that can be tolerated before an UVM\_EXIT action is taken. The default is 0, which specifies no maximum.

# set\_quit\_count

```
function void set_quit_count(int quit_count)
```

# get\_quit\_count

```
function int get_quit_count()
```

function void incr\_quit\_count()

#### reset\_quit\_count

function void reset\_quit\_count()

Set, get, increment, or reset to 0 the quit count, i.e., the number of COUNT actions issued.

## is\_quit\_count\_reached

function bit is\_quit\_count\_reached()

If is\_quit\_count\_reached returns 1, then the quit counter has reached the maximum.

# set\_severity\_count

## get\_severity\_count

function int get\_severity\_count(uvm\_severity severity)

## incr\_severity\_count

function void incr\_severity\_count(uvm\_severity severity)

#### reset\_severity\_counts

```
function void reset_severity_counts()
```

Set, get, or increment the counter for the given severity, or reset all severity counters to 0.

# set\_id\_count

# get\_id\_count

```
function int get_id_count(string id)
```

# incr\_id\_count

function void incr\_id\_count(string id)

Set, get, or increment the counter for reports with the given id.

#### process\_report

virtual function void process_report(uvm_se string string uvm_ac UVM_F1 string int string int uvm_re	g name, g id, g message, ction action, LLE file, g filename, line,
---	--

Calls compose\_message to construct the actual message to be output. It then takes the appropriate action according to the value of action and file.

This method can be overloaded by expert users to customize the way the reporting system processes reports and the actions enabled for them.

#### compose\_message

virtual function	string	<pre>compose_message(uvm_severity</pre>	severity,	
		string	name,	
		string	id,	
		string	message,	
		string	filename,	
		int	line	)

Constructs the actual string sent to the file or command line from the severity, component name, report id, and the message itself.

Expert users can overload this method to customize report formatting.

## summarize

virtual function void summarize(UVM\_FILE file = )

See uvm\_report\_object::report\_summarize method.

## dump\_server\_state

function void dump\_server\_state()

Dumps server state information.

#### get\_server

function uvm\_report\_server get\_server()

Returns a handle to the central report server.

# uvm\_report\_catcher

The uvm\_report\_catcher is used to catch messages issued by the uvm report server. Catchers are uvm\_callbacks#(uvm\_report\_object,uvm\_report\_catcher) objects, so all factilities in the uvm\_callback and uvm\_callbacks#(T,CB) classes are available for registering catchers and controlling catcher state. The

uvm\_callbacks#(uvm\_report\_object,uvm\_report\_catcher) class is aliased to *uvm\_report\_cb* to make it easier to use. Multiple report catchers can be registered with a report object. The catchers can be registered as default catchers which catch all reports on all uvm\_report\_object reporters, or catchers can be attached to specific report objects (i.e. components).

User extensions of uvm\_report\_catcher must implement the catch method in which the action to be taken on catching the report is specified. The catch method can return *CAUGHT*, in which case further processing of the report is immediately stopped, or return *THROW* in which case the (possibly modified) report is passed on to other registered catchers. The catchers are processed in the order in which they are registered.

On catching a report, the catch method can modify the severity, id, action, verbosity or the report string itself before the report is finally issued by the report server. The report can be immediately issued from within the catcher class by calling the issue method.

The catcher maintains a count of all reports with FATAL, ERROR or WARNING severity and a count of all reports with FATAL, ERROR or WARNING severity whose severity was lowered. These statistics are reported in the summary of the uvm\_report\_server.

This example shows the basic concept of creating a report catching callback and attaching it to all messages that get emitted:

```
class my_error_demoter extends uvm_report_catcher;
function new(string name="my_error_demoter");
    super.new(name);
  endfunction
    /This example demotes "MY_ID" errors to an info message
  function action_e catch();
if(get_severity() == UVM_ERROR && get_id() == "MY_ID")
       set_severity(UVM_INFO);
    return THROW;
  endfunction
endclass
my_error_demoter demoter = new;
initial begin
   Catchers are callbacks on report objects (components are report
 // objects, so catchers can be attached to components).
 // To affect all reporters, use null for the object
 uvm_report_cb::add(null, demoter);
 // To affect some specific object use the specific reporter
 uvm_report_cb::add(mytest.myenv.myagent.mydriver, demoter);
 // To affect some set of components using the component name
 uvm_report_cb::add_by_name("*.*driver", demoter);
end
```

#### Summary

# The uvm\_report\_catcher is used to catch messages issued by the uvm report server.

CLASS DECLARATION

uvm\_report\_catcher

```
typedef class uvm_report_catcher
```

new	Create a new report object.
CURRENT MESSAGE STATE	
get_client	Returns the uvm_report_object that has generated the message that is currently being processes.
get_severity	Returns the uvm_severity of the message that is currently being processed.
get_verbosity	Returns the verbosity of the message that is currently being processed.
get_id	Returns the string id of the message that is currently being processed.
get_message	Returns the string message of the message that is currently being processed.
get_action	Returns the uvm_action of the message that i currently being processed.
get_fname get_line	Returns the file name of the message. Returns the line number of the message.
Change Message State	
set_severity	Change the severity of the message to severity.
set_verbosity	Change the verbosity of the message to verbosity.
set_id	Change the id of the message to <i>id</i> .
set_message set_action	Change the text of the message to <i>message</i> . Change the action of the message to <i>action</i> .
DEBUG	
get_report_catcher	Returns the first report catcher that has name
print_catcher	Prints information about all of the report catchers that are registered.
CALLBACK INTERFACE	
catch	This is the method that is called for each registered report catcher.
Reporting	
uvm_report_fatal	Issues a fatal message using the current messages report object.
uvm_report_error	Issues a error message using the current messages report object.
uvm_report_warning	Issues a warning message using the current messages report object.
uvm_report_info	Issues a info message using the current messages report object.
issue	Immediately issues the message which is currently being processed.
summarize_report_catcher	This function is called automatically by uvm_report_server::summarize().

#### new

function new(string name = "uvm\_report\_catcher")

Create a new report object. The name argument is optional, but should generally be provided to aid in debugging.

# CURRENT MESSAGE STATE

get\_client

function uvm\_report\_object get\_client()

Returns the <u>uvm\_report\_object</u> that has generated the message that is currently being processes.

# get\_severity

```
function uvm_severity get_severity()
```

Returns the <u>uvm\_severity</u> of the message that is currently being processed. If the severity was modified by a previously executed report object (which re-threw the message), then the returned severity is the modified value.

## get\_verbosity

```
function int get_verbosity()
```

Returns the verbosity of the message that is currently being processed. If the verbosity was modified by a previously executed report object (which re-threw the message), then the returned verbosity is the modified value.

#### get\_id

```
function string get_id()
```

Returns the string id of the message that is currently being processed. If the id was modified by a previously executed report object (which re-threw the message), then the returned id is the modified value.

#### get\_message

```
function string get_message()
```

Returns the string message of the message that is currently being processed. If the message was modified by a previously executed report object (which re-threw the message), then the returned message is the modified value.

#### get\_action

```
function uvm_action get_action()
```

Returns the uvm\_action of the message that is currently being processed. If the action was modified by a previously executed report object (which re-threw the message), then the returned action is the modified value.

# get\_fname

function	string	<pre>get_fname()</pre>
----------	--------	------------------------

Returns the file name of the message.

## get\_line

function int get\_line()

Returns the line number of the message.

# CHANGE MESSAGE STATE

#### set\_severity

protected function void set\_severity(uvm\_severity severity)

Change the severity of the message to *severity*. Any other report catchers will see the modified value.

#### set\_verbosity

protected function void set\_verbosity(int verbosity)

Change the verbosity of the message to *verbosity*. Any other report catchers will see the modified value.

## set\_id

```
protected function void set_id(string id)
```

Change the id of the message to *id*. Any other report catchers will see the modified value.

#### set\_message

protected function void set\_message(string message)

Change the text of the message to *message*. Any other report catchers will see the modified value.

# set\_action

protected function void set\_action(uvm\_action action)

Change the action of the message to *action*. Any other report catchers will see the modified value.

# DEBUG

# get\_report\_catcher

static function uvm\_report\_catcher get\_report\_catcher(string name)

Returns the first report catcher that has *name*.

## print\_catcher

static function void print\_catcher(UVM\_FILE file = )

Prints information about all of the report catchers that are registered. For finer grained detail, the uvm\_callbacks #(T,CB)::display method can be used by calling uvm\_report\_cb::display(uvm\_report\_object).

# **CALLBACK INTERFACE**

#### catch

pure virtual function action\_e catch()

This is the method that is called for each registered report catcher. There are no arguments to this function. The Current Message State interface methods can be used to access information about the current message being processed.

# REPORTING

#### uvm\_report\_fatal

on void uvm_repo	ort_fatal(string	id,		
	int	verbosity,		
	string	fname	= "",	
	int	line	= 0	)
	on void uvm_rep	string int string		string message, int verbosity, string fname = "",

Issues a fatal message using the current messages report object. This message will bypass any message catching callbacks.

#### uvm\_report\_error

nction void uvm_report	t_error(string :	id,	
	int v	verbosity,	
	string b	fname =	" " /
	int I	line =	0)
	nction void uvm_report	string int string	<pre>nction void uvm_report_error(string id,</pre>

Issues a error message using the current messages report object. This message will bypass any message catching callbacks.

#### uvm\_report\_warning

protected function void uvm_report_warning(string id, string message, int verbosit string fname int line	
--	--

Issues a warning message using the current messages report object. This message will bypass any message catching callbacks.

# uvm\_report\_info

Issues a info message using the current messages report object. This message will bypass any message catching callbacks.

#### issue

protected function void issue()

Immediately issues the message which is currently being processed. This is useful if the message is being *CAUGHT* but should still be emitted.

Issuing a message will update the report\_server stats, possibly multiple times if the message is not *CAUGHT*.

#### summarize\_report\_catcher

static function void summarize\_report\_catcher(UVM\_FILE file)


This function is called automatically by uvm\_report\_server::summarize(). It prints the statistics for the active catchers.

# **Factory Classes**

As the name implies, the uvm\_factory is used to manufacture (create) UVM objects and components. Only one instance of the factory is present in a given simulation.

User-defined object and component types are registered with the factory via typedef or macro invocation, as explained in uvm\_factory::Usage. The factory generates and stores lightweight proxies to the user-defined objects and components: uvm\_object\_registry #(T,Tname) for objects and uvm\_component\_registry #(T,Tname) for components. Each proxy only knows how to create an instance of the object or component it represents, and so is very efficient in terms of memory usage.

When the user requests a new object or component from the factory (e.g. uvm\_factory::create\_object\_by\_type), the factory will determine what type of object to create based on its configuration, then ask that type's proxy to create an instance of the type, which is returned to the user.



# Summary



# **Factory Component and Object Wrappers**

This section defines the proxy component and object classes used by the factory. To avoid the overhead of creating an instance of every component and object that get registered, the factory holds lightweight wrappers, or proxies. When a request for a new object is made, the factory calls upon the proxy to create the object it represents.

## Contents

Factory Component and Object Wrappers	This section defines the proxy component and object classes used by the factory.
uvm_component_registry #(T,Tname)	The uvm_component_registry serves as a lightweight proxy for a component of type $T$ and type name <i>Tname</i> , a string.
uvm_object_registry #(T,Tname)	The uvm_object_registry serves as a lightweight proxy for an uvm_object of type <i>T</i> and type name <i>Tname</i> , a string.

# uvm\_component\_registry #(T,Tname)

The uvm\_component\_registry serves as a lightweight proxy for a component of type *T* and type name *Tname*, a string. The proxy enables efficient registration with the uvm\_factory. Without it, registration would require an instance of the component itself.

See Usage section below for information on using uvm\_component\_registry.

# Summary

	<b>_registry</b> #( <b>T,Tname)</b> gistry serves as a lightweight proxy for a component of
type T and type name T. CLASS HIERARCHY	name, a string.
uvm_object_wrap	oper
uvm_componer	nt_registry#(T,Tname)
type T	onent_registry #( = uvm_component, e = " <unknown>" object_wrapper</unknown>
<b>Метнорs</b> create_component	Creates a component of type T having the provided name and parent.
get_type_name	Returns the value given by the string parameter,
get	Returns the singleton instance of this type.
create	Returns an instance of the component type, <i>T</i> , represented by this proxy, subject to any factory overrides based on the context provided by the <i>parent</i> 's full name.
set_type_override	Configures the factory to create an object of the type

#### UVM 1.0 Class Reference

set\_inst\_override

represented by *override\_type* whenever a request is made to create an object of the type, *T*, represented by this proxy, provided no instance override applies. Configures the factory to create a component of the type represented by *override\_type* whenever a request is made to create an object of the type, *T*, represented by this proxy, with matching instance paths.

# METHODS

## create\_component

virtual	function	uvm_component	create_	component	(string	name,
					uvm_component	parent)

Creates a component of type T having the provided *name* and *parent*. This is an override of the method in uvm\_object\_wrapper. It is called by the factory after determining the type of object to create. You should not call this method directly. Call create instead.

## get\_type\_name

virtual function string get\_type\_name()

Returns the value given by the string parameter, *Tname*. This method overrides the method in uvm\_object\_wrapper.

#### get

static function this\_type get()

Returns the singleton instance of this type. Type-based factory operation depends on there being a single proxy instance for each registered type.

#### create

static function	Т	create(string	name,		
		uvm_component string	parent, contxt	=	"")

Returns an instance of the component type, *T*, represented by this proxy, subject to any factory overrides based on the context provided by the *parent*'s full name. The *contxt* argument, if supplied, supercedes the *parent*'s context. The new instance will have the given leaf *name* and *parent*.

## set\_type\_override

static function	void set	_type_	override	(uvm_object_wrapper	override_type,		
				bit	replace	=	1

Configures the factory to create an object of the type represented by *override\_type* whenever a request is made to create an object of the type, *T*, represented by this proxy, provided no instance override applies. The original type, *T*, is typically a super class of the override type.

# set\_inst\_override

static function void set_inst_override(uvm_object_wrappe:	override_type,	
string	inst_path,	
uvm_component	parent	= nu

Configures the factory to create a component of the type represented by  $override\_type$  whenever a request is made to create an object of the type, *T*, represented by this proxy, with matching instance paths. The original type, *T*, is typically a super class of the override type.

If *parent* is not specified, *inst\_path* is interpreted as an absolute instance path, which enables instance overrides to be set from outside component classes. If *parent* is specified, *inst\_path* is interpreted as being relative to the *parent*'s hierarchical instance path, i.e. {*parent.get\_full\_name(), ".", inst\_path*} is the instance path that is registered with the override. The *inst\_path* may contain wildcards for matching against multiple contexts.

# uvm\_object\_registry #(T,Tname)

The uvm\_object\_registry serves as a lightweight proxy for an uvm\_object of type *T* and type name *Tname*, a string. The proxy enables efficient registration with the uvm\_factory. Without it, registration would require an instance of the object itself.

See Usage section below for information on using uvm\_component\_registry.

## Summary

uvm_object_registry #(T,Tname)					
The uvm_object_regis T and type name Tnam	stry serves as a lightweight proxy for an <a href="https://www.object">uvm_object</a> of type me, a string.				
CLASS HIERARCHY					
uvm_object_w	rapper				
uvm_object_	registry#(T,Tname)				
type T string Tna ) extends uvr	<pre>ject_registry #(</pre>				
create_object	Creates an object of type $T$ and returns it as a handle to an uvm_object.				
get_type_name get create	Returns the value given by the string parameter, <i>Tname</i> . Returns the singleton instance of this type. Returns an instance of the object type, <i>T</i> , represented by				
this proxy, subject to any factory overrides based on the context provided by the <i>parent</i> 's full name. set_type_override Configures the factory to create an object of the type					
set_type_overnue	configures the factory to create an object of the type				

	represented by <i>override_type</i> whenever a request is made to create an object of the type represented by this proxy, provided no instance override applies.		
set_inst_override	Configures the factory to create an object of the type represented by <i>override_type</i> whenever a request is made to create an object of the type represented by this proxy, with matching instance paths.	:	
Usage	This section describes usage for the uvm_*_registry classes.		

## create\_object

virtual function uvm\_object create\_object(string name = "")

Creates an object of type *T* and returns it as a handle to an uvm\_object. This is an override of the method in uvm\_object\_wrapper. It is called by the factory after determining the type of object to create. You should not call this method directly. Call create instead.

#### get\_type\_name

virtual function string get\_type\_name()

Returns the value given by the string parameter, *Tname*. This method overrides the method in uvm\_object\_wrapper.

#### get

static function this\_type get()

Returns the singleton instance of this type. Type-based factory operation depends on there being a single proxy instance for each registered type.

#### create

Returns an instance of the object type, *T*, represented by this proxy, subject to any factory overrides based on the context provided by the *parent*'s full name. The *contxt* argument, if supplied, supercedes the *parent*'s context. The new instance will have the given leaf *name*, if provided.

# set\_type\_override

static function void set_ty	pe_override (uvm_object	_wrapper override_type,
	bit	replace = 1

Configures the factory to create an object of the type represented by *override\_type* whenever a request is made to create an object of the type represented by this proxy, provided no instance override applies. The original type, *T*, is typically a super class of

# set\_inst\_override

static function voi	<pre>l set_inst_override(uvm_object_wrapper</pre>	override_type,
	string	inst_path,
	uvm_component	parent = nu

Configures the factory to create an object of the type represented by *override\_type* whenever a request is made to create an object of the type represented by this proxy, with matching instance paths. The original type, *T*, is typically a super class of the override type.

If *parent* is not specified, *inst\_path* is interpreted as an absolute instance path, which enables instance overrides to be set from outside component classes. If *parent* is specified, *inst\_path* is interpreted as being relative to the *parent*'s hierarchical instance path, i.e. {*parent.get\_full\_name(), ".", inst\_path*} is the instance path that is registered with the override. The *inst\_path* may contain wildcards for matching against multiple contexts.

# USAGE

This section describes usage for the uvm\_\*\_registry classes.

The wrapper classes are used to register lightweight proxies of objects and components.

To register a particular component type, you need only typedef a specialization of its proxy class, which is typically done inside the class.

For example, to register an UVM component of type *mycomp* 

```
class mycomp extends uvm_component;
   typedef uvm_component_registry #(mycomp,"mycomp") type_id;
endclass
```

However, because of differences between simulators, it is necessary to use a macro to ensure vendor interoperability with factory registration. To register an UVM component of type *mycomp* in a vendor-independent way, you would write instead:

```
class mycomp extends uvm_component;
   `uvm_component_utils(mycomp);
   ...
endclass
```

The `uvm\_component\_utils macro is for non-parameterized classes. In this example, the typedef underlying the macro specifies the *Tname* parameter as "mycomp", and *mycomp*'s get\_type\_name() is defined to return the same. With *Tname* defined, you can use the factory's name-based methods to set overrides and create objects and components of non-parameterized types.

For parameterized types, the type name changes with each specialization, so you can not specify a *Tname* inside a parameterized class and get the behavior you want; the same type name string would be registered for all specializations of the class! (The factory would produce warnings for each specialization beyond the first.) To avoid the warnings

and simulator interoperability issues with parameterized classes, you must register parameterized classes with a different macro.

For example, to register an UVM component of type driver #(T), you would write:

```
class driver #(type T=int) extends uvm_component;
    `uvm_component_param_utils(driver #(T));
    ...
endclass
```

The `uvm\_component\_param\_utils and `uvm\_object\_param\_utils macros are used to register parameterized classes with the factory. Unlike the the non-param versions, these macros do not specify the *Tname* parameter in the underlying uvm\_component\_registry typedef, and they do not define the get\_type\_name method for the user class. Consequently, you will not be able to use the factory's name-based methods for parameterized classes.

The primary purpose for adding the factory's type-based methods was to accommodate registration of parameterized types and eliminate the many sources of errors associated with string-based factory usage. Thus, use of name-based lookup in uvm\_factory is no longer recommended.

# **UVM Factory**

This page covers the classes that define the UVM factory facility.

# Contents

UVM Factory	This page covers the classes that define the UVM factory facility.
uvm_factory	As the name implies, uvm_factory is used to manufacture (create) UVM objects and components.
uvm_object_wrapper	The uvm_object_wrapper provides an abstract interface for creating object and component proxies.

# uvm\_factory


As the name implies, uvm\_factory is used to manufacture (create) UVM objects and components. Only one instance of the factory is present in a given simulation (termed a singleton). Object and component types are registered with the factory using lightweight proxies to the actual objects and components being created. The uvm\_object\_registry #(T,Tname) and uvm\_component\_registry #(T,Tname) class are used to proxy uvm\_objects and uvm\_components.

The factory provides both name-based and type-based interfaces.

- *type-based* The type-based interface is far less prone to errors in usage. When errors do occur, they are caught at compile-time.
- name-based The name-based interface is dominated by string arguments that can be misspelled and provided in the wrong order. Errors in name-based requests might only be caught at the time of the call, if at all. Further, the name-based interface is not portable across simulators when used with parameterized classes.

See Usage section for details on configuring and using the factory.

# Summary



set_type_override_by_name	Configures the factory to create an object of the override's type whenever a request is made to create an object of the original type, provided no instance override applies.
CREATION	
create_object_by_type create_component_by_type create_object_by_name create_component_by_name	Creates and returns a component or object of the requested type, which may be specified by type or by name.
DEBUG	
debug_create_by_type debug_create_by_name	These methods perform the same search algorithm as the create_* methods, but they do not create new objects.
find_override_by_type find_override_by_name	These methods return the proxy to the object that would be created given the arguments.
print	Prints the state of the uvm_factory, including registered types, instance overrides, and type overrides.
Usage	Using the factory involves three basic operations

# **Registering Types**

# register

function void register (uvm\_object\_wrapper obj)

Registers the given proxy object, *obj*, with the factory. The proxy object is a lightweight substitute for the component or object it represents. When the factory needs to create an object of a given type, it calls the proxy's create\_object or create\_component method to do so.

When doing name-based operations, the factory calls the proxy's get\_type\_name method to match against the *requested\_type\_name* argument in subsequent calls to create\_component\_by\_name and create\_object\_by\_name. If the proxy object's get\_type\_name method returns the empty string, name-based lookup is effectively disabled.

# **Type & Instance Overrides**

# set\_inst\_override\_by\_type

function void	<pre>set_inst_override_by_name</pre>	(string	original_type_name,
		string	override_type_name,
		string	full_inst_path )

Configures the factory to create an object of the override's type whenever a request is made to create an object of the original type using a context that matches *full\_inst\_path*. The original type is typically a super class of the override type.

When overriding by type, the *original\_type* and *override\_type* are handles to the types' proxy objects. Preregistration is not required.

When overriding by name, the *original\_type\_name* typically refers to a preregistered type in the factory. It may, however, be any arbitrary string. Future calls to any of the create\_\* methods with the same string and matching instance path will produce the type represented by *override\_type\_name*, which must be preregistered with the factory.

The *full\_inst\_path* is matched against the contentation of {*parent\_inst\_path*, ".", *name*} provided in future create requests. The *full\_inst\_path* may include wildcards (\* and ?) such that a single instance override can be applied in multiple contexts. A *full\_inst\_path* of "\*" is effectively a type override, as it will match all contexts.

When the factory processes instance overrides, the instance queue is processed in order of override registrations, and the first override match prevails. Thus, more specific overrides should be registered first, followed by more general overrides.

# set\_type\_override\_by\_type

function void set_type_override_by_type	(uvm_object_wrapper	original_type,	
	uvm_object_wrapper	override_type,	
	bit	replace	=

# set\_type\_override\_by\_name

<pre>function void set_type_override_by_name (string original_type_name,</pre>		
string override_type_name,	7 \	
bit replace =	1)	

Configures the factory to create an object of the override's type whenever a request is made to create an object of the original type, provided no instance override applies. The original type is typically a super class of the override type.

When overriding by type, the *original\_type* and *override\_type* are handles to the types' proxy objects. Preregistration is not required.

When overriding by name, the *original\_type\_name* typically refers to a preregistered type in the factory. It may, however, be any arbitrary string. Future calls to any of the create\_\* methods with the same string and matching instance path will produce the type represented by *override\_type\_name*, which must be preregistered with the factory.

When *replace* is 1, a previous override on *original\_type\_name* is replaced, otherwise a previous override, if any, remains intact.

# CREATION

function uvm_o	bject create_object	_by_type (uvm_object_	_wrapper requested_type,
		string	parent_inst_pat
		string	name

# create\_component\_by\_type

	t create_component_by_type (
uvm_object_wrapper	requested_type,
string	parent_inst_path = "",
string	name,
uvm_component	parent

# create\_object\_by\_name

	= ""	/	
string name	= ""	)	

# create\_component\_by\_name

str	ring	<pre>requested_type parent_inst_pa name, parent</pre>
-----	------	---

Creates and returns a component or object of the requested type, which may be specified by type or by name. A requested component must be derived from the uvm\_component base class, and a requested object must be derived from the uvm\_object base class.

When requesting by type, the *requested\_type* is a handle to the type's proxy object. Preregistration is not required.

When requesting by name, the *request\_type\_name* is a string representing the requested type, which must have been registered with the factory with that name prior to the request. If the factory does not recognize the *requested\_type\_name*, an error is produced and a null handle returned.

If the optional *parent\_inst\_path* is provided, then the concatenation, { *parent\_inst\_path*, ".",~name~}, forms an instance path (context) that is used to search for an instance override. The *parent\_inst\_path* is typically obtained by calling the uvm\_component::get\_full\_name on the parent.

If no instance override is found, the factory then searches for a type override.

Once the final override is found, an instance of that component or object is returned in place of the requested type. New components will have the given *name* and *parent*. New objects will have the given *name*, if provided.

Override searches are recursively applied, with instance overrides taking precedence over type overrides. If *foo* overrides *bar*, and *xyz* overrides *foo*, then a request for *bar* will produce *xyz*. Recursive loops will result in an error, in which case the type returned will be that which formed the loop. Using the previous example, if *bar* overrides *xyz*, then

bar is returned after the error is issued.

# DEBUG

# debug\_create\_by\_type

function void debug_create_by_type	(uvm_object_wrapper	requested_type,			
	string	parent_inst_path	=	· · · · ,	
	string	name	=	шп	

# debug\_create\_by\_name

These methods perform the same search algorithm as the create\_\* methods, but they do not create new objects. Instead, they provide detailed information about what type of object it would return, listing each override that was applied to arrive at the result. Interpretation of the arguments are exactly as with the create\_\* methods.

# find\_override\_by\_type

```
function uvm_object_wrapper find_override_by_type (
    uvm_object_wrapper requested_type,
    string full_inst_path
)
```

# find\_override\_by\_name

These methods return the proxy to the object that would be created given the arguments. The *full\_inst\_path* is typically derived from the parent's instance path and the leaf name of the object to be created, i.e. { parent.get\_full\_name(), ".", name }.

#### print

```
function void print (int all_types = 1)
```

Prints the state of the uvm\_factory, including registered types, instance overrides, and type overrides.

When *all\_types* is 0, only type and instance overrides are displayed. When *all\_types* is 1 (default), all registered user-defined types are printed as well, provided they have names associated with them. When *all\_types* is 2, the UVM types (prefixed with uvm\_) are included in the list of registered types.

Using the factory involves three basic operations

- *1* Registering objects and components types with the factory
- 2 Designing components to use the factory to create objects or components
- *3* Configuring the factory with type and instance overrides, both within and outside components

We'll briefly cover each of these steps here. More reference information can be found at Utility Macros, uvm\_component\_registry #(T,Tname), uvm\_object\_registry #(T,Tname), uvm\_component.

#### 1 -- Registering objects and component types with the factory

When defining uvm\_object and uvm\_component-based classes, simply invoke the appropriate macro. Use of macros are required to ensure portability across different vendors' simulators.

Objects that are not parameterized are declared as

```
class packet extends uvm_object;
  `uvm_object_utils(packet)
endclass
class packetD extends packet;
  `uvm_object_utils(packetD)
endclass
```

Objects that are parameterized are declared as

```
class packet #(type T=int, int WIDTH=32) extends uvm_object;
        `uvm_object_param_utils(packet #(T,WIDTH))
        endclass
```

Components that are not parameterized are declared as

```
class comp extends uvm_component;
   `uvm_component_utils(comp)
endclass
```

Components that are parameterized are declared as

```
class comp #(type T=int, int WIDTH=32) extends uvm_component;
   `uvm_component_param_utils(comp #(T,WIDTH))
endclass
```

The `uvm\_\*\_utils macros for simple, non-parameterized classes will register the type with the factory and define the get\_type, get\_type\_name, and create virtual methods inherited from uvm\_object. It will also define a static type\_name variable in the class, which will allow you to determine the type without having to allocate an instance.

The `uvm\_\*\_param\_utils macros for parameterized classes differ from `uvm\_\*\_utils classes in the following ways:

- The get\_type\_name method and static type\_name variable are not defined. You will need to implement these manually.
- A type name is not associated with the type when registeriing with the factory, so the factory's \*\_by\_name operations will not work with parameterized classes.
- The factory's print, debug\_create\_by\_type, and debug\_create\_by\_name methods, which depend on type names to convey information, will list parameterized types as <unknown>.

It is worth noting that environments that exclusively use the type-based factory methods (\*\_by\_type) do not require type registration. The factory's type-based methods will register the types involved "on the fly," when first used. However, registering with the `uvm\_\*\_utils macros enables name-based factory usage and implements some useful utility functions.

#### 2 -- Designing components that defer creation to the factory

Having registered your objects and components with the factory, you can now make requests for new objects and components via the factory. Using the factory instead of allocating them directly (via new) allows different objects to be substituted for the original without modifying the requesting class. The following code defines a driver class that is parameterized.

```
class driverB #(type T=uvm_object) extends uvm_driver;
   // parameterized classes must use the _param_utils version
`uvm_component_param_utils(driverB #(T))
  // our packet type; this can be overridden via the factory
  T pkt;
   // standard component constructor
  function new(string name, uvm_component parent=null);
    super.new(name,parent);
  endfunction
  // get_type_name not implemented by macro for parameterized classes
const static string type_name = {"driverB #(",T::type_name,")"};
  virtual function string get_type_name();
    return type_name;
  endfunction
  // using the factory allows pkt overrides from outside the class
virtual function void build_phase(uvm_phase phase);
    pkt = packet::type_id::create("pkt",this);
  endfunction
  // print the packet so we can confirm its type when printing
virtual function void do_print(uvm_printer printer);
     printer.print_object("pkt",pkt);
  endfunction
endclass
```

For purposes of illustrating type and instance overrides, we define two subtypes of the *driverB* class. The subtypes are also parameterized, so we must again provide an implementation for uvm\_object::get\_type\_name, which we recommend writing in terms of a static string constant.

```
class driverD1 #(type T=uvm_object) extends driverB #(T);
  `uvm_component_param_utils(driverD1 #(T))
  function new(string name, uvm_component parent=null);
    super.new(name,parent);
   endfunction
   const static string type_name = {"driverD1 #(",T::type_name,")"};
    virtual function string get_type_name();
    ...return type_name;
   endfunction
endclass
```

```
class driverD2 #(type T=uvm_object) extends driverB #(T);
  `uvm_component_param_utils(driverD2 #(T))
  function new(string name, uvm_component parent=null);
    super.new(name,parent);
   endfunction
   const static string type_name = {"driverD2 #(",T::type_name,")"};
   virtual function string get_type_name();
    return type_name;
   endfunction
endclass
// typedef some specializations for convenience
typedef driverB #(packet) B_driver; // the base driver
typedef driverD1 #(packet) D1_driver; // a derived driver
typedef driverD2 #(packet) D2_driver; // another derived driver
```

Next, we'll define a agent component, which requires a utils macro for nonparameterized types. Before creating the drivers using the factory, we override *driverO*'s packet type to be *packetD*.

```
class agent extends uvm_agent;
  `uvm_component_utils(agent)
...
B_driver driver0;
B_driver driver1;
function new(string name, uvm_component parent=null);
  super.new(name,parent);
endfunction
virtual function void build_phase(uvm_phase phase);
  // override the packet type for driver0 and below
  packet::type_id::set_inst_override(packetD::get_type(),"driver0.*");
  // create using the factory; actual driver types may be different
  driver0 = B_driver::type_id::create("driver0",this);
  driver1 = B_driver::type_id::create("driver1",this);
  endfunction
endclass
```

Finally we define an environment class, also not parameterized. Its build method shows three methods for setting an instance override on a grandchild component with relative path name, *agent1.driver1*, all equivalent.

```
class env extends uvm_env;
  `uvm_component_utils(env)
 agent agent0;
 agent agent1;
 function new(string name, uvm_component parent=null);
   super.new(name,parent);
 endfunction
 virtual function void build_phase(uvm_phase phase);
      three methods to set an instance override for agent1.driver1
    // - via component convenience method ..
   set_inst_override_by_type("agent1.driver1"
                             B_driver::get_type(),
D2_driver::get_type());
    // - via the component's proxy (same approach as create)...
   // - via a direct call to a factory method..
    factory.set_inst_override_by_type(B_driver::get_type(),
                                      D2_driver::get_type(),
{get_full_name(),".agent1.driver1"});
  // create agents using the factory; actual agent types may be different
```

```
agent0 = agent::type_id::create("agent0",this);
agent1 = agent::type_id::create("agent1",this);
endfunction
// at end_of_elaboration, print topology and factory state to verify
virtual function void end_of_elaboration_phase(uvm_phase phase);
uvm_top.print_topology();
endfunction
virtual task run_phase(uvm_phase phase);
#100 global_stop_request();
endfunction
endclass
```

#### 3 -- Configuring the factory with type and instance overrides

In the previous step, we demonstrated setting instance overrides and creating components using the factory within component classes. Here, we will demonstrate setting overrides from outside components, as when initializing the environment prior to running the test.

```
module top;
  env env0;
  initial begin
    // Being registered first, the following overrides take precedence
    // over any overrides made within env0's construction & build.
     // Replace all base drivers with derived drivers..
    B_driver::type_id::set_type_override(D_driver::get_type());
    // ...except for agent0.driver0, whose type remains a base driver.
// (Both methods below have the equivalent result.)
     // - via the component's proxy (preferred)
    B_driver::type_id::set_inst_override(B_driver::get_type(),
                                              "env0.agent0.driver0");
    // now, create the environment; our factory configuration will
// govern what topology gets created
env0 = new("env0");
     // run the test (will execute build phase)
    run_test();
  end
endmodule
```

When the above example is run, the resulting topology (displayed via a call to uvm\_root::print\_topology in env's uvm\_component::end\_of\_elaboration\_phase method) is similar to the following:

UVM_INFO @ 0 [RNTST] Running test UVM_INFO @ 0 [UVMTOP] UVM testbench topology:			
Name	Туре	Size	Value
env0 agent0 pkt driver1 pkt agent1 driver0	env agent driverB #(packet) packet driverD #(packet) packet agent driverD #(packet)	- - - - - -	env0@2 agent0@4 driver0@8 pkt@21 driver1@14 pkt@23 agent1@6 driver0@24
pkt driver1 pkt	packet driverD2 #(packet) packet	- - -	pkt@37 driver1@30 pkt@39

## uvm\_object\_wrapper

The uvm\_object\_wrapper provides an abstract interface for creating object and component proxies. Instances of these lightweight proxies, representing every uvm\_object-based and uvm\_component-based object available in the test environment, are registered with the uvm\_factory. When the factory is called upon to create an object or component, it finds and delegates the request to the appropriate proxy.

#### Summary

uvm_object_wra	pper		
The uvm_object_wrapper provides an abstract interface for creating object and component proxies.			
CLASS DECLARATION			
virtual class uvm_object_wrapper			
Methods			
create_object	Creates a new object with the optional name.		
create_component	Creates a new component, passing to its constructor the given <i>name</i> and <i>parent</i> .		
get_type_name	Derived classes implement this method to return the type name of the object created by create_component or create_object.		

## **M**ETHODS

#### create\_object

virtual function uvm\_object create\_object (string name = "")

```
Creates a new object with the optional name. An object proxy (e.g., uvm_object_registry #(T,Tname)) implements this method to create an object of a specific type, T.
```

#### create\_component

virtual function uvm\_component create\_component (string name, uvm\_component parent)

Creates a new component, passing to its constructor the given *name* and *parent*. A component proxy (e.g. uvm\_component\_registry #(T,Tname)) implements this method to create a component of a specific type, T.

## get\_type\_name

Derived classes implement this method to return the type name of the object created by create\_component or create\_object. The factory uses this name when matching against the requested type in name-based lookups.

# **Configuration and Resource Classes**

The configuration and resources classes provide access to a centralized database where type specific information can be stored and recieved. The uvm\_resource\_db is the low level resource database which users can write to or read from. The uvm\_config\_db#(T) is layered on top of the resoure database and provides a typed intereface for configuration setting that is consistent with the uvm\_component::Configuration Interface.

Information can be read from or written to the database at any time during simulation. A resource may be associated with a specific hierarchical scope of a uvm\_component or it may be visible to all components regardless of their hierarchical position.

## Summary

#### **Configuration and Resource Classes**

The configuration and resources classes provide access to a centralized database where type specific information can be stored and recieved.

## Resources

A resource is a parameterized container that holds arbitrary data. Resources can be used to configure components, supply data to sequences, or enable sharing of information across disparate parts of a testbench. They are stored using scoping information so their visibility can be constrained to certain parts of the testbench. Resource containers can hold any type of data, constrained only by the data types available in SystemVerilog. Resources can contain scalar objects, class handles, queues, lists, or even virtual interfaces.

Resources are stored in a resource database so that each resource can be retrieved by name or by type. The databse has both a name table and a type table and each resource is entered into both. The database is globally accessible.

Each resource has a set of scopes over which it is visible. The set of scopes is represented as a regular expression. When a resource is looked up the scope of the entity doing the looking up is supplied to the lookup function. This is called the *current scope*. If the current scope is in the set of scopes over which a resource is visible then the resource can be retuned in the lookup.

Resources can be looked up by name or by type. To support type lookup each resource has a static type handle that uniquely identifies the type of each specialized resource container.

Mutliple resources that have the same name are stored in a queue. Each resource is pushed into a queue with the first one at the front of the queue and each subsequent one behind it. The same happens for multiple resources that have the same type. The resource queues are searched front to back, so those placed earlier in the queue have precedence over those placed later.

The precedence of resources with the same name or same type can be altered. One way is to set the *precedence* member of the resource container to any arbitrary value. The search algorithm will return the resource with the highest precedence. In the case where there are multiple resources that match the search criteria and have the same (highest) precedence, the earliest one located in the queue will be one returned. Another way to change the precedence is to use the set\_priority function to move a resource to either the front or back of the queue.

The classes defined here form the low level layer of the resource database. The classes include the resource container and the database that holds the containers. The following set of classes are defined here:

uvm\_resource\_types: A class without methods or members, only typedefs and enums. These types and enums are used throughout the resources facility. Putting the types in a class keeps them confined to a specific name space.

uvm\_resource\_options: policy class for setting options, such as auditing, which effect resources.

uvm\_resource\_base: the base (untyped) resource class living in the resource database. This class includes the interface for locking, setting a resource as read-only, notification, scope management, altering search priority, and managing auditing.

uvm\_resource#(T): parameterized resource container. This class includes the interfaces for reading and writing each resource. Because the class is parameterized, all the access functions are type sace.

uvm\_resource\_pool: the resource database. This is a singleton class object.

#### Contents

Resources	A resource is a parameterized container that holds arbitrary data.
uvm_resource_types	Provides typedefs and enums used throughout the resources facility.
uvm_resource_options	Provides a namespace for managing options for the resources facility.
uvm_resource_base	Non-parameterized base class for resources.
uvm_resource_pool	The global (singleton) resource database.
uvm_resource #(T)	Parameterized resource.

## uvm\_resource\_types

Provides typedefs and enums used throughout the resources facility. This class has no members or methods, only typedefs. It's used in lieu of package-scope types. When needed, other classes can use these types by prefixing their usage with uvm\_resource\_types::. E.g.

uvm\_resource\_types::rsrc\_q\_t queue;

## Summary

#### uvm\_resource\_types

Provides typedefs and enums used throughout the resources facility.

**CLASS DECLARATION** 

class uvm\_resource\_types

# uvm\_resource\_options

Provides a namespace for managing options for the resources facility. The only thing allowed in this class is static local data members and static functions for manipulating and retrieving the value of the data members. The static local data members represent options and settings that control the behavior of the resources facility.

#### Summary

# **uvm\_resource\_options** Provides a namespace for managing options for the resources facility. **METHODS** turn\_on\_auditing Turn auditing on for the resource database. turn\_off\_auditing Turn auditing off for the resource database. is\_auditing Returns 1 if the auditing facility is on and 0 if it is off.

## turn\_on\_auditing

static function void turn\_on\_auditing()

Turn auditing on for the resource database. This causes all reads and writes to the database to store information about the accesses.

#### turn\_off\_auditing

static function void turn\_off\_auditing()

Turn auditing off for the resource database. If auditing is it is not possible to get extra information about resource database accesses.

## is\_auditing

static function bit is\_auditing()

Returns 1 if the auditing facility is on and 0 if it is off.

# uvm\_resource\_base

Non-parameterized base class for resources. Supports interfaces for locking/unlocking, scope matching, and virtual functions for printing the resource and for printing the accessor list

#### Summary

uvm_resource_ba	se
Non-parameterized base c	lass for resources.
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_resource_ba	ase
CLASS DECLARATION	
virtual class uv	m_resource_base extends uvm_object
re	his variable is used to associate a precedence that a esource has with respect to other resources which hatch the same scope and name.
	he default precedence for an resource that has been reated.
new co	onstructor for uvm_resource_base.
	ure virtual function that returns the type handle of the

	resource container.
LOCKING INTERFACE	The task lock and the functions try_lock and unlock form a locking interface for resources.
lock	Retrieves a lock for this resource.
try_lock	Retrives the lock for this resource.
unlock	Releases the lock held by this semaphore.
<b>Read-ONLY INTERFACE</b>	
set read only	Establishes this resource as a read-only resource.
is_read_only	Retruns one if this resource has been set to read-only, zero otherwise
NOTIFICATION	
wait_modified	This task blocks until the resource has been modified that is, a uvm_resource#(T)::write operation has been performed.
<b>Scope Interface</b> Each resource has a name, a value and a set of so over which it is visible.	
set_scope	Set the value of the regular expression that identifies the set of scopes over which this resource is visible.
get_scope	Retrieve the regular expression string that identifies the set of scopes over which this resource is visible.
match_scope	Using the regular expression facility, determine if this resource is visible in a scope.
PRIORITY	Functions for manipulating the search priority of resources.
set priority Change the search priority of the resource base value of the priority enum argument.	
UTILITY FUNCTIONS	
do_print	Implementation of do_print which is called by print().
AUDIT TRAIL	To find out what is happening as the simulation proceeds, an audit trail of each read and write is kept.
print_accessors	Dump the access records for this resource
init_access_record	Initalize a new access record

#### precedence

int unsigned precedence

This variable is used to associate a precedence that a resource has with respect to other resources which match the same scope and name. Resources are set to the default\_precedence initially, and may be set to a higher or lower precedence as desired.

#### default\_precedence

```
static int unsigned default_precedence = 1000
```

The default precedence for an resource that has been created. When two resources have the same precedence, the first resource found has precedence.

new

```
function new(string name = "",
    string s = "*")
```

constructor for uvm\_resource\_base. The constructor takes two arguments, the name of the resource and a resgular expression which represents the set of scopes over which

this resource is visible.

#### get\_type\_handle


pure virtual function uvm\_resource\_base get\_type\_handle()

Pure virtual function that returns the type handle of the resource container.

## LOCKING INTERFACE

The task lock and the functions try\_lock and unlock form a locking interface for resources. These can be used for thread-safe reads and writes. The interface methods write\_with\_lock and read\_with\_lock and their nonblocking counterparts in uvm\_resource#(T) (a family of resource subclasses) obey the lock when reading and writing. See documentation in uvm\_resource#(T) for more information on put/get. The lock interface is a wrapper around a local semaphore.

#### lock



Retrieves a lock for this resource. The task blocks until the lock is obtained.

#### try\_lock

```
function bit try_lock()
```

Retrives the lock for this resource. The function is nonblocking, so it will return immediately. If it was successfull in retrieving the lock then a one is returned, otherwise a zero is returned.

#### unlock

function void unlock()

Releases the lock held by this semaphore.

## **Read-ONLY INTERFACE**

#### set\_read\_only

```
function void set_read_only()
```

Establishes this resource as a read-only resource. An attempt to call  $uvm\_resource#(T)::write$  on the resource will cause an error.

#### is\_read\_only

Retruns one if this resource has been set to read-only, zero otherwise

## NOTIFICATION

#### wait\_modified

task wait\_modified()

This task blocks until the resource has been modified -- that is, a uvm\_resource#(T)::write operation has been performed. When a uvm\_resource#(T)::write is performed the modified bit is set which releases the block. Wait\_modified() then clears the modified bit so it can be called repeatedly.

## **SCOPE INTERFACE**

Each resource has a name, a value and a set of scopes over which it is visible. A scope is a hierarchical entity or a context. A scope name is a multi-element string that identifies a scope. Each element refers to a scope context and the elements are separated by dots (.).

top.env.agent.monitor

Consider the example above of a scope name. It consists of four elements: "top", "env", "agent", and "monitor". The elements are strung together with a dot separating each element. *top.env.agent* is the parent of *top.env.agent.monitor*, *top.env* is the parent of *top.env.agent*, and so on. A set of scopes can be represented by a set of scope name strings. A very straightforward way to represent a set of strings is to use regular expressions. A regular expression is a special string that contains placeholders which can be substituted in various ways to generate or recognize a particular set of strings. Here are a few simple examples:

top\*	all of the scopes whose top-level component
top\.env\*\.monitor	is top all of the scopes in env that end in monitor; i.e. all the monitors two levels down from env
.*\.monitor	all of the scopes that end in monitor; i.e. all the monitors (assuming a naming convention
top\.u[1-5]\.*	was used where all monitors are named "monitor") all of the scopes rooted and named u1, u2, u3,

#### u4, or u5, and any of their subscopes.

The examples above use posix regular expression notation. This is a very general and expressive notation. It is not always the case that so much expressiveness is required. Sometimes an expression syntax that is easy to read and easy to write is useful, even if the syntax is not as expressive as the full power of posix regular expressions. A popular substitute for regular expressions is globs. A glob is a simplified regular expression. It only has three metacharacters -- \*, +, and ?. Character ranges are not allowed and dots are not a metacharacter in globs as they are in regular expressions. The following table shows glob metacharacters.

l			
L	char	meaning	regular expression
l			equivalent
l	*	0 or more characters	
L	+	1 or more characters	s .+
l	?	exactly one character	er.

Of the examples above, the first three can easily be translated into globs. The last one cannot. It relies on notation that is not available in glob syntax.

regular expression glob equivalent \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ top.\* top\..\* top\.env\..\*\.monitor .\*\.monitor top.env.\*.monitor .monitor

The resource facility supports both regular expression and glob syntax. Regular expressions are identified as such when they surrounded by '/' characters. For example,  $/^top$ \.\*/ is interpreted as the regular expression  $^top$ \.\*, where the surrounding '/' characters have been removed. All other expressions are treated as glob expressions. They are converted from glob notation to regular expression notation internally. Regular expression compilation and matching as well as glob-to-regular expression conversion are handled by three DPI functions:

```
function int uvm_re_match(string re, string str);
function void uvm_dump_re_cache();
function string uvm_glob_to_re(string glob);
```

uvm\_re\_match both compiles and matches the regular expression. It uses internal caching of compiled information so that each match does not necessarily require a new compilation of the regular expression string. All of the matching is done using regular expressions, so globs are converted to regular expressions and then processed.

#### set\_scope

```
function void set_scope(string s)
```

Set the value of the regular expression that identifies the set of scopes over which this resource is visible. If the supplied argument is a glob it will be converted to a regular expression before it is stored.

#### get\_scope

```
function string get_scope()
```

Retrieve the regular expression string that identifies the set of scopes over which this resource is visible.

## match\_scope

```
function bit match_scope(string s)
```

Using the regular expression facility, determine if this resource is visible in a scope. Return one if it is, zero otherwise.

## PRIORITY

Functions for manipulating the search priority of resources. The function definitions here are pure virtual and are implemented in derived classes. The definitons serve as a priority management interface.

#### set priority

Change the search priority of the resource based on the value of the priority enum argument.

## **UTILITY FUNCTIONS**

#### do\_print

function void do\_print (uvm\_printer printer)

Implementation of do\_print which is called by print().

## AUDIT TRAIL

To find out what is happening as the simulation proceeds, an audit trail of each read and write is kept. The read and write methods in  $uvm\_resource#(T)$  each take an accessor argument. This is a handle to the object that performed that resource access.

```
function T read(uvm_object accessor = null);
function void write(T t, uvm_object accessor = null);
```

The accessor can by anything as long as it is derived from uvm\_object. The accessor object can be a component or a sequence or whatever object from which a read or write was invoked. Typically the *this* handle is used as the accessor. For example:

```
uvm_resource#(int) rint;
int i;
...
rint.write(7, this);
i = rint.read(this);
```

The accessor's *get\_full\_name()* is stored as part of the audit trail. This way you can find out what object performed each resource access. Each audit record also includes the time of the access (simulation time) and the particular operation performed (read or write).

Auditting is controlled through the uvm\_resource\_options class.

#### print\_accessors

```
virtual function void print_accessors()
```

Dump the access records for this resource

#### init\_access\_record


```
function void init_access_record (
    inout uvm_resource_types::access_t access_record
)
```

Initalize a new access record

## uvm\_resource\_pool

The global (singleton) resource database.

Each resource is stored both by primary name and by type handle. The resource pool contains two associative arrays, one with name as the key and one with the type handle as the key. Each associative array contains a queue of resources. Each resource has a regular expression that represents the set of scopes over with it is visible.



The above diagrams illustrates how a resource whose name is A and type is T is stored in the pool. The pool contains an entry in the type map for type T and an entry in the name map for name A. The queues in each of the arrays each contain an entry for the resource A whose type is T. The name map can contain in its queue other resources whose name is A which may or may not have the same type as our resource A. Similarly, the type map can contain in its queue other resources whose type is T and whose name may or may not be A.

Resources are added to the pool by calling set; they are retrieved from the pool by calling get\_by\_name or get\_by\_type. When an object creates a new resource and calls set the resource is made available to be retrieved by other objects outside of itsef; an object gets a resource when it wants to access a resource not currently available in its scope.

The scope is stored in the resource itself (not in the pool) so whether you get by name or by type the resource's visibility is the same.

As an auditing capability, the pool contains a history of gets. A record of each get,

whether by get\_by\_type or get\_by\_name, is stored in the audit record. Both successful and failed gets are recorded. At the end of simulation, or any time for that matter, you can dump the history list. This will tell which resources were successfully located and which were not. You can use this information to determine if there is some error in name, type, or scope that has caused a resource to not be located or to be incorrrectly located (i.e. the wrong resource is located).

#### Summary

uvm_resource_poo	I					
The global (singleton) resou	rce database.					
CLASS DECLARATION						
class uvm_resource	e_pool					
get	Returns the singleton handle to the resource pool					
spell_check	Invokes the spell checker for a string s.					
SET	Add a new recourse to the recourse need					
set_override	Add a new resource to the resource pool. The resource provided as an argument will be entered into the pool and will override both by name and type.					
set_name_override	The resource provided as an argument will entered into the pool using normal precedence in the type map and will override the name.					
set_type_override	The resource provided as an argument will be entered into the pool using noraml precedence in the name map and will override the type.					
LOOKUP	This group of functions is for finding resources in the resource database.					
lookup_name	Lookup resources by name.					
get_highest_precedence	Traverse a queue, q, of resources and return the one with the highest precedence.					
get_by_name lookup_type	Lookup a resource by name and scope. Lookup resources by type.					
get_by_type	Lookup a resource by type_handle and scope.					
lookup_regex_names	This utility function answers the question, for a given <i>name</i> and <i>scope</i> , what are all of the resources with a matching name (where the resource name may be a regular expression) and a matching scope (where the resource scope may be a regular expression).					
lookup_regex	Looks for all the resources whose name matches the regular expression argument and whose scope matches the current scope.					
lookup_scope	This is a utility function that answers the question: For a given <i>scope</i> , what resources are visible to it?					
SET PRIORITY	Functions for altering the search priority of resources.					
set_priority_type	Change the priority of the <i>rsrc</i> based on the value of <i>pri</i> , the priority enum argument.					
set_priority_name	Change the priority of the <i>rsrc</i> based on the value of <i>pri</i> , the priority enum argument.					
set_priority	Change the search priority of the <i>rsrc</i> based on the value of <i>pri</i> , the priority enum argument.					
DEBUG						
find_unused_resources	Locate all the resources that have at least one write and no reads					
print_resources	Print the resources that are in a single queue, rq.					
dump	dump the entire resource pool.					

# static function uvm\_resource\_pool get() Returns the singleton handle to the resource pool

#### spell\_check

function bit spell\_check(string s)

Invokes the spell checker for a string s. The universe of correctly spelled strings -- i.e. the dictionary -- is the name map.

## Set

get

#### set

function void set (uvm\_resource\_base rsrc,

Add a new resource to the resource pool. The resource is inserted into both the name map and type map so it can be located by either.

An object creates a resources and *sets* it into the resource pool. Later, other objects that want to access the resource must *get* it from the pool

Overrides can be specified using this interface. Either a name override, a type override or both can be specified. If an override is specified then the resource is entered at the front of the queue instead of at the back. It is not recommended that users specify the override paramterer directly, rather they use the set\_override, set\_name\_override, or set\_type\_override functions.

#### set\_override

```
function void set_override(uvm_resource_base rsrc)
```

The resource provided as an argument will be entered into the pool and will override both by name and type.

## set\_name\_override

function void set\_name\_override(uvm\_resource\_base rsrc)

The resource provided as an argument will entered into the pool using normal precedence in the type map and will override the name.

## set\_type\_override

function void set\_type\_override(uvm\_resource\_base rsrc)

The resource provided as an argument will be entered into the pool using noraml precedence in the name map and will override the type.

## LOOKUP

This group of functions is for finding resources in the resource database.

lookup\_name and lookup\_type locate the set of resources that matches the name or type (respectively) and is visible in the current scope. These functions return a queue of resources.

get\_highest\_precedence traverese a queue of resources and returns the one with the highest precedence -- i.e. the one whose precedence member has the highest value.

get\_by\_name and get\_by\_type use lookup\_name and lookup\_type (respectively) and get\_highest\_precedence to find the resource with the highest priority that matches the other search criteria.

#### lookup\_name

```
function uvm_resource_types::rsrc_q_t lookup_name(string scope = "",
string name,
bit rpterr = 1 )
```

Lookup resources by *name*. Returns a queue of resources that match the *name* and *scope*. If no resources match the queue is returned empty. If *rpterr* is set then a warning is issued if no matches are found, and the spell checker is invoked on *name*.

#### get\_highest\_precedence

```
function uvm_resource_base get_highest_precedence(
    ref uvm_resource_types::rsrc_q_t q
)
```

Traverse a queue, q, of resources and return the one with the highest precedence. In the case where there exists more than one resource with the highest precedence value, the first one that has that precedence will be the one that is returned.

#### get\_by\_name

Lookup a resource by *name* and *scope*. Whether the get succeeds or fails, save a record of the get attempt. The *rpterr* flag indicates whether to report errors or not. Essentially, it serves as a verbose flag. If set then the spell checker will be invoked and warnings about multiple resources will be produced.

#### lookup\_type

Lookup resources by type. Return a queue of resources that match the *type\_handle* and *scope*. If no resources match then the returned queue is empty.

```
get_by_type
```

function uvm_resource_base	get_by_type(string	scope	= "",
	uvm_resource_base	type_handle	)

Lookup a resource by *type\_handle* and *scope*. Insert a record into the get history list whether or not the get succeeded.

#### lookup\_regex\_names

This utility function answers the question, for a given *name* and *scope*, what are all of the resources with a matching name (where the resource name may be a regular expression) and a matching scope (where the resource scope may be a regular expression). *name* and *scope* are explicit values.

#### lookup\_regex

```
function uvm_resource_types::rsrc_q_t lookup_regex(string re,
scope)
```

Looks for all the resources whose name matches the regular expression argument and whose scope matches the current scope.

#### lookup\_scope

function uvm\_resource\_types::rsrc\_q\_t lookup\_scope(string scope)

This is a utility function that answers the question: For a given *scope*, what resources are visible to it? Locate all the resources that are visible to a particular scope. This operation could be quite expensive, as it has to traverse all of the resources in the database.

## SET PRIORITY

Functions for altering the search priority of resources. Resources are stored in queues in the type and name maps. When retrieving resoures, either by type or by name, the resource queue is search from front to back. The first one that matches the search criteria is the one that is returned. The *set\_priority* functions let you change the order in which resources are searched. For any particular resource, you can set its priority to UVM\_HIGH, in which case the resource is moved to the front of the queue, or to UVM\_LOW in which case the resource is moved to the back of the queue.

#### set\_priority\_type

function void set\_priority\_type(

type( uvm\_resource\_base rsrc, uvm resource types::priority e pri ) Change the priority of the *rsrc* based on the value of *pri*, the priority enum argument. This function changes the priority only in the type map, leavint the name map untouched.

#### set\_priority\_name

Change the priority of the *rsrc* based on the value of *pri*, the priority enum argument. This function changes the priority only in the name map, leaving the type map untouched.

#### set\_priority

Change the search priority of the *rsrc* based on the value of *pri*, the priority enum argument. This function changes the priority in both the name and type maps.

## DEBUG

#### find\_unused\_resources

function uvm\_resource\_types::rsrc\_q\_t find\_unused\_resources()

Locate all the resources that have at least one write and no reads

#### print\_resources

Print the resources that are in a single queue, *rq*. This is a utility function that can be used to print any collection of resources stored in a queue. The *audit* flag determines whether or not the audit trail is printed for each resource along with the name, value, and scope regular expression.

#### dump

function void dump(bit audit = 0)

dump the entire resource pool. The resource pool is traversed and each resource is printed. The utility function print\_resources() is used to initiate the printing. If the *audit* bit is set then the audit trail is dumped for each resource.

# uvm\_resource #(T)

Parameterized resource. Provides essential access methods to read from and write to the resource database. Also provides locking access methods including.

## Summary

arameterized resource.	
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_resource_base	
uvm_resource#(T)	
CLASS DECLARATION	
<pre>class uvm_resource type T = int ) extends uvm_reso</pre>	
TYPE INTERFACE	Resources can be identified by type using a static type handle.
get_type get_type_handle	Static function that returns the static type handle Returns the static type handle of this resource in a polymorphic fashion.
SET/GET INTERFACE	uvm_resource#(T) provides an interface for setting and getting a resources.
set	Simply put this resource into the global resource pool
set_override	Put a resource into the global resource pool as an override.
get_by_name get_by_type	looks up a resource by <i>name</i> in the name map. looks up a resource by <i>type_handle</i> in the type map.
Read/Write Interface	read and write provide a type-safe interface for getting and setting the object in the resource container.
read	Return the object stored in the resource container.
write	Modify the object stored in this resource container.
PRIORITY	Functions for manipulating the search priority of resources.
set priority	Change the search priority of the resource based on the value of the priority enum argument, pri.
LOCKING INTERFACE	This interface is optional, you can choose to lock a resource or not.
read_with_loc; try_read_with_lock	Locking version of read(). Nonblocking form of read_with_lock().
write_with_lock	Locking form of write().
try_write_with_lock get_highest_precedence	Nonblocking form of write_with_lock(). In a gueue of resources, locate the first one with

## **Type Interface**

Resources can be identified by type using a static type handle. The parent class provides the virtual function interface get\_type\_handle. Here we implement it by returning the static type handle.

#### get\_type

static function this\_type get\_type()

Static function that returns the static type handle. The return type is this\_type, which is the type of the parameterized class.

#### get\_type\_handle

function uvm\_resource\_base get\_type\_handle()

Returns the static type handle of this resource in a polymorphic fashion. The return type of get\_type\_handle() is uvm\_resource\_base. This function is not static and therefore can only be used by instances of a parameterized resource.

## **SET/GET INTERFACE**

uvm\_resource#(T) provides an interface for setting and getting a resources. Specifically, a resource can insert itself into the resource pool. It doesn't make sense for a resource to get itself, since you can't call a function on a handle you don't have. However, a static get interface is provided as a convenience. This obviates the need for the user to get a handle to the global resource pool as this is done for him here.

#### set

function	void	set()

Simply put this resource into the global resource pool

#### set\_override

```
function void set_override(
```

Put a resource into the global resource pool as an override. This means it gets put at the head of the list and is searched before other existing resources that occupy the same position in the name map or the type map. The default is to override both the name and type maps. However, using the *override* argument you can specify that either the name map or type map is overridden.

#### get\_by\_name

looks up a resource by *name* in the name map. The first resource with the specified name that is visible in the specified *scope* is returned, if one exists. The *rpterr* flag indicates whether or not an error should be reported if the search fails. If *rpterr* is set to one then a failure message is issued, including suggested spelling alternatives, based on resource names that exist in the database, gathered by the spell checker.

```
get_by_type
```

looks up a resource by *type\_handle* in the type map. The first resource with the specified *type\_handle* that is visible in the specified *scope* is returned, if one exists. Null is returned if there is no resource matching the specifications.

## **READ/WRITE INTERFACE**

read and write provide a type-safe interface for getting and setting the object in the resource container. The interface is type safe because the value argument for write and the return value of read are T, the type supplied in the class parameter. If either of these functions is used in an incorrect type context the compiler will complain.

#### read

```
function T read(uvm_object accessor = null)
```

Return the object stored in the resource container. If an *accessor* object is supplied then also update the accessor record for this resource.

#### write

Modify the object stored in this resource container. If the resource is read-only then issue an error message and return without modifying the object in the container. If the resource is not read-only and an *accessor* object has been supplied then also update the accessor record. Lastly, replace the object value in the container with the value supplied as the argument, *t*, and release any processes blocked on uvm\_resource\_base::wait\_modified.

## PRIORITY

Functions for manipulating the search priority of resources. These implementations of the interface defined in the base class delegate to the resource pool.

#### set priority

Change the search priority of the resource based on the value of the priority enum argument, *pri*.

## LOCKING INTERFACE

This interface is optional, you can choose to lock a resource or not. These methods are wrappers around the read/write interface. The difference between read/write interface and the locking interface is the use of a semaphore to guarantee exclusive access.

#### read\_with\_loc;

Locking version of read(). Like read(), this returns the contents of the resource container. In addtion it obeys the lock.

#### try\_read\_with\_lock

```
function bit try_read_with_lock(output T t,
input uvm_object accessor = null)
```

Nonblocking form of read\_with\_lock(). If the lock is available it grabs the lock and returns one. If the lock is not available then it returns a 0. In either case the return is immediate with no blocking.

#### write\_with\_lock

Locking form of write(). Like write(), write\_with\_lock() sets the contents of the resource container. In addition it locks the resource before doing the write and unlocks it when the write is complete. If the lock is currently not available write\_with\_lock() will block until it is.

#### try\_write\_with\_lock

Nonblocking form of write\_with\_lock(). If the lock is available then the write() occurs immediately and a one is returned. If the lock is not available then the write does not occur and a zero is returned. IN either case try\_write\_with\_lock() returns immediately with no blocking.

#### get\_highest\_precedence

```
static function this_type get_highest_precedence(
    ref uvm_resource_types::rsrc_q_t q
)
```

In a queue of resources, locate the first one with the highest precedence whose type is T. This function is static so that it can be called from anywhere.

## uvm\_resource\_db

The uvm\_resource\_db#(T) class provides a convenience interface for the resources facility. In many cases basic operations such as creating and setting a resource or getting a resource could take multiple lines of code using the interfaces in  $uvm_resource_base$  or  $uvm_resource#(T)$ . The convenience layer in  $uvm_resource_db#(T)$  reduces many of those operations to a single line of code.

All of the functions in uvm\_resource\_db#(T) are static, so they must be called using the :: operator. For example:

```
uvm_resource_db#(int)::set("A", "*", 17, this);
```

The parameter value "int" identifies the resource type as uvm\_resource#(int). Thus, the type of the object in the resource container is int. This maintains the type-safety characteristics of resource operations.

#### Summary uvm\_resource\_db The uvm resource db#(T) class provides a convenience interface for the resources facility. **CLASS DECLARATION** class uvm\_resource\_db #(type T = uvm\_object) **METHODS** get\_by\_type Get a resource by type. Imports a resource by *name*. get by name set default add a new item into the resources database. Create a new resource, write a val to it, and set it into the set database using *name* and *scope* as the lookup parameters. set anonymous Create a new resource, write a *val* to it, and set it into the database. locate a resource by name and scope and read its value. read\_by\_name read\_by\_type Read a value by type. write a val into the resources database. write\_by\_name write a val into the resources database. write\_by\_type

Dump all the resources in the resource pool.

## **M**ETHODS

#### get\_by\_type

dump

static function rsrc\_t get\_by\_type(string scope)

Get a resource by type. The type is specified in the db class parameter so the only argument to this function is the *scope*.

#### get\_by\_name

Imports a resource by *name*. The first argument is the *name* of the resource to be retrieved and the second argument is the current *scope*. The *rpterr* flag indicates whether or not to generate a warning if no matching resource is found.

#### set\_default

add a new item into the resources database. The item will not be written to so it will have its default value. The resource is created using *name* and *scope* as the lookup parameters.

#### set

static function voi		string string T	scope, name, val,	
	input	uvm_object	accessor = null)	

Create a new resource, write a *val* to it, and set it into the database using *name* and *scope* as the lookup parameters. The *accessor* is used for auditting.

#### set\_anonymous

static function void	<pre>set_anonymous(input</pre>	string T	scope, val,	
	input	uvm_object	accessor = null)	

Create a new resource, write a *val* to it, and set it into the database. The resource has no name and therefore will not be entered into the name map. But is does have a *scope* for lookup purposes. The *accessor* is used for auditting.

#### read\_by\_name

static function bit read_by_name(input	string	scope,
input	string	name,
ref	Т	val,
input	uvm_object	accessor = null)

locate a resource by *name* and *scope* and read its value. The value is returned through the ref argument *val*. The return value is a bit that indicates whether or not the read was successful. The *accessor* is used for auditting.

#### read\_by\_type

 Read a value by type. The value is returned through the ref argument *val*. The *scope* is used for the lookup. The return value is a bit that indicates whether or not the read is successful. The *accessor* is used for auditting.

#### write\_by\_name

static function bit write_by_name(input	string scope,
input	string name,
	T val,
input	uvm_object accessor = null)

write a *val* into the resources database. First, look up the resource by *name* and *scope*. If it is not located then add a new resource to the database and then write its value.

Because the *scope* is matched to a resource which may be a regular expression, and consequently may target other scopes beyond the *scope* argument. Care must be taken with this function. If a get\_by\_name match is found for *name* and *scope* then *val* will be written to that matching resource and thus may impact other scopes which also match the resource.

#### write\_by\_type

<pre>static function bit write_by_type(input</pre>	string	scope,	
input		val,	
input	uvm_object	accessor = null)	

write a *val* into the resources database. First, look up the resource by type. If it is not located then add a new resource to the database and then write its value.

Because the *scope* is matched to a resource which may be a regular expression, and consequently may target other scopes beyond the *scope* argument. Care must be taken with this function. If a get\_by\_name match is found for *name* and *scope* then *val* will be written to that matching resource and thus may impact other scopes which also match the resource.

#### dump

static	function	void	dump()
--------	----------	------	--------

Dump all the resources in the resource pool. This is useful for debugging purposes. This function does not use the parameter T, so it will dump the same thing -- the entire database -- no matter the value of the parameter.

# uvm\_config\_db#(T)

The uvm\_config\_db#(T) class provides a convenience interface on top of the uvm\_resource\_db to simplify the basic interface that is used for reading and writing into the resource database.


All of the functions in uvm\_config\_db#(T) are static, so they must be called using the :: operator. For example:

```
uvm_config_db#(int)::set(this, "*", "A");
```

The parameter value "int" identifies the configuration type as an int property.

The set and get methods provide the same api and semantics as the set/get\_config\_\* functions in uvm\_component.

#### Summary



## **M**ETHODS

#### get

static function bit get(	uvm_component string string T	cntxt, inst_name, field_name, value )
--------------------------	--	--

Get the value *field\_name* in *inst\_name*, using component *cntxt* as the starting search point. *inst\_name* is an explicit instance name relative to *cntxt* and may be an empty string if the *cntxt* is the instance that the configuration object applies to. *field\_name* is the specific field in the scope that is being searched for.

The basic get\_config\_\* methods from uvm\_component are mapped to this function as:

```
get_config_int(...) => uvm_config_db#(uvm_bitstream_t)::get(cntxt,...)
get_config_string(...) => uvm_config_db#(string)::get(cntxt,...)
get_config_object(...) => uvm_config_db#(uvm_object)::get(cntxt,...)
```

#### set

static	function	void	set(uvm_component	cntxt,	
			string	inst_name,	
			string	field_name,	
			Т	value )	

Create a new or update an existing configuration setting for *field\_name* in *inst\_name* from *cntxt*. The setting is made at *cntxt*, with the full name of *cntxt* added to the *inst\_name*. If *cntxt* is null then *inst\_name* provides the complete scope information of the setting. *field\_name* is the target field. Both *inst\_name* and *field\_name* may be glob style or regular expression style expressions.

If a setting is made at build time, the *cntxt* hierarchy is used to determine the setting's precedence in the database. Settings from hierarchically higher levels have higher precedence. Settings from the same level of hierarchy have a last setting wins semantic. A precedence setting of uvm\_resource\_base::default\_precedence is used for uvm\_top, and each hierarcical level below the top is decremented by 1.

After build time, all settings use the default precedence and thus have a last wins semantic. So, if at run time, a low level component makes a runtime setting of some field, that setting will have precedence over a setting from the test level that was made earlier in the simulation.

The basic set\_config\_\* methods from uvm\_component are mapped to this function as:

<pre>set_config_int() =&gt; uvm_config_db#(uvm_bitstream_t)::set(cntxt,) set_config_string() =&gt; uvm_config_db#(string)::set(cntxt,) set_config_object() =&gt; uvm_config_db#(uvm_object)::set(cntxt,)</pre>
--

#### exists

static function bit	exists(uvm_component string string bit	<pre>inst_name, field_name,</pre>
	bit	spell_chk = )

Check if a value for *field\_name* is available in *inst\_name*, using component *cntxt* as the starting search point. *inst\_name* is an explicit instance name relative to *cntxt* and may be an empty string if the *cntxt* is the instance that the configuration object applies to. *field\_name* is the specific field in the scope that is being searched for. The *spell\_chk* arg can be set to 1 to turn spell checking on if it is expected that the field should exist in the database. The function returns 1 if a config parameter exists and 0 if it doesn't exist.


## wait\_modified

static task	<pre>wait_modified(uvm_component</pre>	cntxt,
	string	inst_name,
	string	field_name)

Wait for a configuration setting to be set for *field\_name* in *cntxt* and *inst\_name*. The task blocks until a new configuration setting is applied that effects the specified field.

# **Sequencer Classes**

The sequencer serves as an arbiter for controlling transaction flow from multiple stimulus generators. More specifically, the sequencer controls the flow of uvm\_sequence\_item-based transactions generated by one or more uvm\_sequence #(REQ,RSP)-based sequences.



RSP = user's response sequence item

There are two sequencer variants available.

- uvm\_sequencer #(REQ,RSP) Requests for new sequence items are initiated by the driver. Upon such requests, the sequencer selects a sequence from a list of available sequences to produce and deliver the next item to execute. This sequencer is typically connected to a user-extension of uvm driver #(REQ,RSP).
- uvm\_push\_sequencer #(REQ,RSP) Sequence items (from the currently running sequences) are pushed by the sequencer to the driver, which blocks item flow when it is not ready to accept new transactions. This sequencer is typically connected to a user-extension of uvm\_push\_driver #(REQ,RSP).

Sequencer-driver communication follows a *pull* or *push* semantic, depending on which sequencer type is used. However, sequence-sequencer communication is *always* initiated by the user-defined sequence, i.e. follows a push semantic.


See Sequence Classes for an overview on sequences and sequence items.

#### **Sequence Item Ports**

As with all UVM components, the sequencers and drivers described above use TLM Interfaces to communicate transactions.

The uvm\_sequencer #(REQ,RSP) and uvm\_driver #(REQ,RSP) pair also uses a *sequence item pull port* to achieve the special execution semantic needed by the sequencer-driver pair.

#### Sequence Item port, export, and imp



Sequencers and drivers use a *seq\_item\_port* specifically supports sequencer-driver communication. Connections to these ports are made in the same fashion as the TLM ports.

#### Summary

#### **Sequencer Classes**

The sequencer serves as an arbiter for controlling transaction flow from multiple stimulus generators.

# uvm\_sequencer\_base

Controls the flow of sequences, which generate the stimulus (sequence item transactions) that is passed on to drivers for execution.

#### Summary

#### uvm\_sequencer\_base

Controls the flow of sequences, which generate the stimulus (sequence item transactions) that is passed on to drivers for execution.

#### **CLASS HIERARCHY**

uvm_sequencer_base
uvm_component
uvm_report_object
uvm_object
uvm_void

#### **CLASS DECLARATION**

class uvm\_sequencer\_base extends uvm\_component

Methods	
new	Creates and initializes an instance of this class using the normal constructor arguments for uvm_component: name is the name of the instance, and parent is the handle to the hierarchical parent.
is_child	Returns 1 if the child sequence is a child of the parent sequence, 0 otherwise.
user_priority_arbitration	When the sequencer arbitration mode is set to SEQ_ARB_USER (via the set_arbitration method), the sequencer will call this function each time that it needs to arbitrate among sequences.
execute_item	This task allows the user to supply an item or sequence to the sequencer and have it be executed procedurally.
start_phase_sequence	Start the default sequence for this phase, if any.
wait_for_grant	This task issues a request for the specified sequence.
wait_for_item_done	A sequence may optionally call wait_for_item_done.
is_blocked	Returns 1 if the sequence referred to by sequence_ptr is currently locked out of the sequencer.
has_lock	Returns 1 if the sequence refered to in the parameter currently has a lock on this sequencer, 0 otherwise.
lock	Requests a lock for the sequence specified by sequence_ptr.
grab	Requests a lock for the sequence specified by sequence_ptr.
unlock	Removes any locks and grabs obtained by the specified sequence_ptr.
ungrab	Removes any locks and grabs obtained by the specified sequence_ptr.
stop_sequences	Tells the sequencer to kill all sequences and child sequences currently operating on the sequencer, and remove all requests, locks and responses that are currently queued.

is_grabbed	Returns 1 if any sequence currently has a lock or grab on this sequencer, 0 otherwise.
current_grabber	Returns a reference to the sequence that currently has a lock or grab on the sequence.
has_do_available	Returns 1 if any sequence running on this sequencer is ready to supply a transaction, 0 otherwise.
set_arbitration	Specifies the arbitration mode for the sequencer.
get_arbitration	Return the current arbitration mode set for this sequencer.
wait_for_sequences	Waits for a sequence to have a new item available.
send_request	Derived classes implement this function to send a request item to the sequencer, which will forward it to the driver.

## **M**ETHODS

# function new (string name, uvm\_component parent)

Creates and initializes an instance of this class using the normal constructor arguments for uvm\_component: name is the name of the instance, and parent is the handle to the hierarchical parent.

## is\_child

Returns 1 if the child sequence is a child of the parent sequence, 0 otherwise.

## user\_priority\_arbitration

virtual function integer user\_priority\_arbitration(integer avail\_sequences[\$]

When the sequencer arbitration mode is set to SEQ\_ARB\_USER (via the set\_arbitration method), the sequencer will call this function each time that it needs to arbitrate among sequences.

Derived sequencers may override this method to perform a custom arbitration policy. The override must return one of the entries from the avail\_sequences queue, which are indexes into an internal queue, arb\_sequence\_q. The

The default implementation behaves like SEQ\_ARB\_FIFO, which returns the entry at avail\_sequences[0].

## execute\_item

virtual task execute\_item(uvm\_sequence\_item item)

This task allows the user to supply an item or sequence to the sequencer and have it be executed procedurally. The parent sequence for the item or sequence is a temporary sequence that is automatically created. There is no capability to retrieve responses. The sequencer will drop responses to items done using this interface.

#### start\_phase\_sequence

```
virtual function void start_phase_sequence(uvm_phase phase)
```

Start the default sequence for this phase, if any. The default sequence is configured using resources using either a sequence instance or sequence object wrapper.

When setting the resource using *set*, the 1st argument specifies the context pointer, usually "this" for components or "null" when executed from outside the component hierarchy (i.e. in module). The 2nd argument is the instance string, which is a path name to the target sequencer, relative to the context pointer. The path must include the name of the phase with a "\_phase" suffix. The 3rd argument is the resource name, which is "default\_sequence". The 4th argument is either an object wrapper for the sequence type, or an instance of a sequence.

Configuration by instances allows pre-initialization, setting rand\_mode, use of inline constraints, etc.

Configuration by type is shorter and can be substituted via the factory.

```
uvm_config_db #(uvm_object_wrapper)::set(null,
"top.agent.myseqr.main_phase",
"default_sequence",
myseq_type::type_id::get());
```

The uvm\_resource\_db can similarly be used.

```
myseq_t myseq = new("myseq");
myseq.randomize() with { ... };
uvm_resource_db #(uvm_sequence_base)::set({get_full_name(),
".myseqr.main_phase",
"default_sequence",
myseq, this);
```

#### wait\_for\_grant

virtual task wait\_for\_grant(uvm\_sequence\_base sequence\_ptr,

int	item_priority	= -1,	,
bit	lock_request	= 0	)

This task issues a request for the specified sequence. If item\_priority is not specified, then the current sequence priority will be used by the arbiter. If a lock\_request is made, then the sequencer will issue a lock immediately before granting the sequence. (Note that the lock may be granted without the sequence being granted if is\_relevant is not asserted).

When this method returns, the sequencer has granted the sequence, and the sequence must call send\_request without inserting any simulation delay other than delta cycles. The driver is currently waiting for the next item to be sent via the send\_request call.

#### wait\_for\_item\_done

virtual ta	ask wait_for	_item_done(uvm_s	sequence_base	sequence_ptr,
		int		transaction_id)

A sequence may optionally call wait\_for\_item\_done. This task will block until the driver calls item\_done() or put() on a transaction issued by the specified sequence. If no transaction\_id parameter is specified, then the call will return the next time that the driver calls item\_done() or put(). If a specific transaction\_id is specified, then the call will only return when the driver indicates that it has completed that specific item.

Note that if a specific transaction\_id has been specified, and the driver has already issued an item\_done or put for that transaction, then the call will hang waiting for that specific transaction\_id.

#### is\_blocked

function bit is\_blocked(uvm\_sequence\_base sequence\_ptr)

Returns 1 if the sequence referred to by sequence\_ptr is currently locked out of the sequencer. It will return 0 if the sequence is currently allowed to issue operations.

Note that even when a sequence is not blocked, it is possible for another sequence to issue a lock before this sequence is able to issue a request or lock.



function bit has\_lock(uvm\_sequence\_base sequence\_ptr)

Returns 1 if the sequence refered to in the parameter currently has a lock on this sequencer, 0 otherwise.

Note that even if this sequence has a lock, a child sequence may also have a lock, in which case the sequence is still blocked from issueing operations on the sequencer

#### lock

virtual task lock(uvm\_sequence\_base sequence\_ptr)

Requests a lock for the sequence specified by sequence\_ptr.

A lock request will be arbitrated the same as any other request. A lock is granted after all earlier requests are completed and no other locks or grabs are blocking this sequence.

The lock call will return when the lock has been granted.

### grab

virtual task grab(uvm\_sequence\_base sequence\_ptr)

Requests a lock for the sequence specified by sequence\_ptr.

A grab request is put in front of the arbitration queue. It will be arbitrated before any other requests. A grab is granted when no other grabs or locks are blocking this sequence.

The grab call will return when the grab has been granted.

# unlock

virtual function void unlock(uvm\_sequence\_base sequence\_ptr)

Removes any locks and grabs obtained by the specified sequence\_ptr.

#### ungrab

virtual function void ungrab(uvm\_sequence\_base sequence\_ptr)

Removes any locks and grabs obtained by the specified sequence\_ptr.

#### stop\_sequences

```
virtual function void stop_sequences()
```

Tells the sequencer to kill all sequences and child sequences currently operating on the sequencer, and remove all requests, locks and responses that are currently queued. This essentially resets the sequencer to an idle state.

### is\_grabbed

virtual function bit is\_grabbed()

Returns 1 if any sequence currently has a lock or grab on this sequencer, 0 otherwise.

# current\_grabber

virtual function uvm\_sequence\_base current\_grabber()

Returns a reference to the sequence that currently has a lock or grab on the sequence. If multiple hierarchical sequences have a lock, it returns the child that is currently allowed to perform operations on the sequencer.

# has\_do\_available

virtual function bit has\_do\_available()

Returns 1 if any sequence running on this sequencer is ready to supply a transaction, 0 otherwise. A sequence is ready if it is not blocked (via *grab* or *lock* and *is\_relevant* returns 1.

## set\_arbitration

function void set\_arbitration(SEQ\_ARB\_TYPE val)

Specifies the arbitration mode for the sequencer. It is one of

SEQ_ARB_FIFO	Requests are granted in FIFO order (default)
SEQ_ARB_WEIGHTED	Requests are granted randomly by weight
SEQ_ARB_RANDOM	Requests are granted randomly
SEQ_ARB_STRICT_FIFO	Requests at highest priority granted in fifo order
SEQ_ARB_STRICT_RANDOM	Requests at highest priority granted in randomly
SEQ_ARB_USER	Arbitration is delegated to the user-defined function, user_priority_arbitration. That function will specify the next sequence to grant.

The default user function specifies FIFO order.

# get\_arbitration

function SEQ\_ARB\_TYPE get\_arbitration()

Return the current arbitration mode set for this sequencer. See <u>set\_arbitration</u> for a list of possible modes.

# wait\_for\_sequences

virtual task wait\_for\_sequences()

Waits for a sequence to have a new item available. Uses uvm\_wait\_for\_nba\_region to give a sequence as much time as possible to deliver an item before advancing time.

# send\_request

Derived classes implement this function to send a request item to the sequencer, which will forward it to the driver. If the rerandomize bit is set, the item will be randomized before being sent to the driver.

This function may only be called after a wait\_for\_grant call.

# uvm\_sequencer\_param\_base #(REQ,RSP)

Extends uvm\_sequencer\_base with an API depending on specific request (REQ) and response (RSP) types.

# Summary

# uvm\_sequencer\_param\_base #(REQ,RSP)

Extends <u>uvm\_sequencer\_base</u> with an API depending on specific request (REQ) and response (RSP) types.

#### **CLASS HIERARCHY**

uvm\_void

- uvm\_object
- uvm\_report\_object

uvm\_component

uvm\_sequencer\_base

#### uvm\_sequencer\_param\_base#(REQ,RSP)

#### **CLASS DECLARATION**

class uvm_sequencer_param_base #(
<pre>type REQ = uvm_sequence_item,</pre>
type RSP = $REQ$
) extends uvm sequencer base

new	Creates and initializes an instance of this class using the normal constructor arguments for	
	uvm_component: name is the name of the instance,	
	and parent is the handle to the hierarchical parent, if any.	
send_request	The send_request function may only be called after a wait_for_grant call.	
get_current_item	Returns the request_item currently being executed by the sequencer.	
Requests		
get_num_reqs_sent	Returns the number of requests that have been sent by this sequencer.	
set_num_last_reqs	Sets the size of the last_requests buffer.	
get_num_last_reqs	Returns the size of the last requests buffer, as set by set_num_last_reqs.	
last_req	Returns the last request item by default.	
Responses		
rsp_export	Drivers or monitors can connect to this port to send responses to the sequencer.	
get_num_rsps_received	Returns the number of responses received thus far by this sequencer.	
set_num_last_rsps	Sets the size of the last_responses buffer.	
get_num_last_rsps	Returns the max size of the last responses buffer, as set by set_num_last_rsps.	
last_rsp	Returns the last response item by default.	

#### new

function new (string

Creates and initializes an instance of this class using the normal constructor arguments for uvm\_component: name is the name of the instance, and parent is the handle to the hierarchical parent, if any.

### send\_request

The send\_request function may only be called after a wait\_for\_grant call. This call will send the request item, t, to the sequencer pointed to by sequence\_ptr. The sequencer will forward it to the driver. If rerandomize is set, the item will be randomized before being sent to the driver.

## get\_current\_item

```
function REQ get_current_item()
```

Returns the request\_item currently being executed by the sequencer. If the sequencer is not currently executing an item, this method will return null.

The sequencer is executing an item from the time that get\_next\_item or peek is called until the time that get or item\_done is called.

Note that a driver that only calls get() will never show a current item, since the item is completed at the same time as it is required.

# REQUESTS

#### get\_num\_reqs\_sent

```
function int get_num_reqs_sent()
```

Returns the number of requests that have been sent by this sequencer.

## set\_num\_last\_reqs

```
function void set_num_last_reqs(int unsigned max)
```

Sets the size of the last\_requests buffer. Note that the maximum buffer size is 1024. If max is greater than 1024, a warning is issued, and the buffer is set to 1024. The default value is 1.

## get\_num\_last\_reqs

function int unsigned get\_num\_last\_reqs()

Returns the size of the last requests buffer, as set by set\_num\_last\_reqs.

#### last\_req

function REQ last\_req(int unsigned n = 0)

Returns the last request item by default. If n is not 0, then it will get the n¿th before last request item. If n is greater than the last request buffer size, the function will return null.

# Responses

#### rsp\_export

Drivers or monitors can connect to this port to send responses to the sequencer. Alternatively, a driver can send responses via its seq\_item\_port.

```
seq_item_port.item_done(response)
seq_item_port.put(response)
rsp_port.write(response) <--- via this export</pre>
```

The rsp\_port in the driver and/or monitor must be connected to the rsp\_export in this sequencer in order to send responses through the response analysis port.

#### get\_num\_rsps\_received

function int get\_num\_rsps\_received()

Returns the number of responses received thus far by this sequencer.

## set\_num\_last\_rsps

function void set\_num\_last\_rsps(int unsigned max)

Sets the size of the last\_responses buffer. The maximum buffer size is 1024. If max is greater than 1024, a warning is issued, and the buffer is set to 1024. The default value is 1.

#### get\_num\_last\_rsps

function int unsigned get\_num\_last\_rsps()

Returns the max size of the last responses buffer, as set by set\_num\_last\_rsps.

#### last\_rsp

function RSP last\_rsp(int unsigned n = 0)

Returns the last response item by default. If n is not 0, then it will get the nth-before-

last response item. If n is greater than the last response buffer size, the function will return null.

# uvm\_sequencer #(REQ,RSP)

### Summary

CLASS HIERARCHY		
uvm_void		
uvm_object		
uvm_report_ob	vject	
uvm_componer	nt	
uvm_sequence	r_base	
uvm_sequence	r_param_base#(REQ,RSP)	
uvm_sequenc	cer#(REQ,RSP)	
RSP ) extends uvn ARIABLES	= uvm_sequence_item, = REQ n_sequencer_param_base #(REQ, RSP)	
class uvm_sec type REQ RSP ) extends uvm	<pre>uvm_sequence_item, REQ n_sequencer_param_base #(REQ, RSP) This export provides access to this sequen implementation of the sequencer interface uvm_sqr_if_base #(REQ,RSP), which defir</pre>	,
class uvm_sec type REQ RSP ) extends uvm /ARIABLES seq_item_export	<pre>uvm_sequence_item, REQ n_sequencer_param_base #(REQ, RSP) This export provides access to this sequen implementation of the sequencer interface</pre>	,
class uvm_sec type REQ RSP ) extends uvm	<pre>uvm_sequence_item, REQ n_sequencer_param_base #(REQ, RSP) This export provides access to this sequen implementation of the sequencer interface uvm_sqr_if_base #(REQ,RSP), which defir</pre>	e, nes the ates an instanc
Class uvm_sec type REQ RSP ) extends uvm ARIABLES seq_item_export	<ul> <li>uvm_sequence_item,</li> <li>REQ</li> <li>n_sequencer_param_base #(REQ, RSP)</li> <li>This export provides access to this sequen implementation of the sequencer interface uvm_sqr_if_base #(REQ,RSP), which defir following methods:</li> <li>Standard component constructor that creat of this class using the given name and part Tells the sequencer to kill all sequences and sequences currently operating on the sequences to currently queued.</li> </ul>	e, nes the ates an instance rent, if any. nd child iencer, and that are
class uvm_sec type REQ RSP ) extends uvm /ARIABLES seq_item_export	<ul> <li>uvm_sequence_item,</li> <li>REQ</li> <li>n_sequencer_param_base #(REQ, RSP)</li> <li>This export provides access to this sequen implementation of the sequencer interface uvm_sqr_if_base #(REQ,RSP), which defir following methods:</li> <li>Standard component constructor that creat of this class using the given name and part Tells the sequencer to kill all sequences and sequences currently operating on the sequences of the sequences of the sequences and sequences and responses to the sequences of the sequences of the sequences of the sequences of the sequences currently operating on the sequences of th</li></ul>	ates an instan rent, if any. ad child iencer, and that are ates an instan

# VARIABLES

# seq\_item\_export

uvm\_seq\_item\_pull\_imp #(REQ, RSP, this\_type) seq\_item\_export

This export provides access to this sequencer's implementation of the sequencer interface,  $uvm\_sqr\_if\_base #(REQ,RSP)$ , which defines the following methods:

Requests: virtual task virtual task virtual task virtual task	get_next_item try_next_item get peek	(output REQ request); (output REQ request); (output REQ request); (output REQ request);
Responses: virtual function vo virtual task Sync Control: virtual task virtual function bi	id item_done put wait_for_sequences has_do_available	

See uvm\_sqr\_if\_base #(REQ,RSP) for information about this interface.

# **M**ETHODS

#### new

Standard component constructor that creates an instance of this class using the given *name* and *parent*, if any.

#### stop\_sequences

```
virtual function void stop_sequences()
```

Tells the sequencer to kill all sequences and child sequences currently operating on the sequencer, and remove all requests, locks and responses that are currently queued. This essentially resets the sequencer to an idle state.

#### new

Standard component constructor that creates an instance of this class using the given *name* and *parent*, if any.


### stop\_sequences

```
function void uvm_sequencer::stop_sequences()
```

Tells the sequencer to kill all sequences and child sequences currently operating on the sequencer, and remove all requests, locks and responses that are currently queued. This essentially resets the sequencer to an idle state.

# uvm\_push\_sequencer #(REQ,RSP)

# Summary



# Ports

# req\_port

The push sequencer requires access to a blocking put interface. A continuous stream of sequence items are sent out this port, based on the list of available sequences loaded into this sequencer.

# METHODS

#### new

Standard component constructor that creates an instance of this class using the given *name* and *parent*, if any.

# run\_phase

task run\_phase(uvm\_phase phase)


The push sequencer continuously selects from its list of available sequences and sends the next item from the selected sequence out its req\_port using req\_port.put(item). Typically, the req\_port would be connected to the req\_export on an instance of an uvm\_push\_driver #(REQ,RSP), which would be responsible for executing the item.

# **Sequence Classes**

Sequences encapsulate user-defined procedures that generate multiple uvm\_sequence\_item-based transactions. Such sequences can be reused, extended, randomized, and combined sequentially and hierarchically in interesting ways to produce realistic stimulus to your DUT.

With *uvm\_sequence* objects, users can encapsulate DUT initializaton code, bus-based stress tests, network protocol stacks-- anything procedural-- then have them all execute in specific or random order to more quickly reach corner cases and coverage goals.

The UVM sequence item and sequence class hierarchy is shown below.



- uvm\_sequence\_item The uvm\_sequence\_item is the base class for user-defined
  transactions that leverage the stimulus generation and control capabilities of the
  sequence-sequencer mechanism.
- uvm\_sequence #(REQ,RSP) The uvm\_sequence extends uvm\_sequence\_item to add the ability to generate streams of uvm\_sequence\_items, either directly or by recursively execting other uvm\_sequences.

# Summary

#### **Sequence Classes**

Sequences encapsulate user-defined procedures that generate multiple uvm\_sequence\_item-based transactions.

# uvm\_sequence\_item

The base class for user-defined sequence items and also the base class for the uvm\_sequence class. The uvm\_sequence\_item class provides the basic functionality for objects, both sequence items and sequences, to operate in the sequence mechanism.

# Summary

# uvm\_sequence\_item

The base class for user-defined sequence items and also the base class for the uvm\_sequence class.

#### **CLASS HIERARCHY**

uvm_void
uvm_object
uvm_transaction
uvm_sequence_item

#### **CLASS DECLARATION**

class uvm_sequence	_item extends uvm_transaction
new	The constructor method for uvm_sequence_item.
get_sequence_id	private
set_use_sequence_info	
get_use_sequence_info	These methods are used to set and get the status of the use_sequence_info bit.
set_id_info	Copies the sequence_id and transaction_id from the referenced item into the calling item.
set_sequencer	Sets the default sequencer for the sequence to sequencer.
get_sequencer	Returns a reference to the default sequencer used by this sequence.
set_parent_sequence	Sets the parent sequence of this sequence_item.
get_parent_sequence	Returns a reference to the parent sequence of any sequence on which this method was called.
set_depth	The depth of any sequence is calculated automatically.
get_depth	Returns the depth of a sequence from it's parent.
is_item	This function may be called on any sequence_item or sequence.
start_item	start_item and finish_item together will initiate operation of either a sequence_item or sequence object.
finish item	Finishes execution of a sequence item or sequence.
get_root_sequence_name	Provides the name of the root sequence (the top- most parent sequence).
get_root_sequence	Provides a reference to the root sequence (the top- most parent sequence).
get_sequence_path	Provides a string of names of each sequence in the full hierarchical path.
REPORTING INTERFACE	Sequence items and sequences will use the sequencer which they are associated with for reporting messages.
uvm_report_info uvm_report_warning uvm_report_error uvm_report_fatal	These are the primary reporting methods in the UVM.

new

function new (string name = "uvm\_sequence\_item")

The constructor method for uvm\_sequence\_item.

# get\_sequence\_id

```
function int get_sequence_id()
```

private

Get\_sequence\_id is an internal method that is not intended for user code. The sequence\_id is not a simple integer. The get\_transaction\_id is meant for users to identify specific transactions.

These methods allow access to the sequence\_item sequence and transaction IDs. get\_transaction\_id and set\_transaction\_id are methods on the uvm\_transaction base\_class. These IDs are used to identify sequences to the sequencer, to route responses back to the sequence that issued a request, and to uniquely identify transactions.

The sequence\_id is assigned automatically by a sequencer when a sequence initiates communication through any sequencer calls (i.e. `uvm\_do\_xxx, wait\_for\_grant). A sequence\_id will remain unique for this sequence until it ends or it is killed. However, a single sequence may have multiple valid sequence ids at any point in time. Should a sequence start again after it has ended, it will be given a new unique sequence\_id.

The transaction\_id is assigned automatically by the sequence each time a transaction is sent to the sequencer with the transaction\_id in its default (-1) value. If the user sets the transaction\_id to any non-default value, that value will be maintained.

Responses are routed back to this sequences based on sequence\_id. The sequence may use the transaction\_id to correlate responses with their requests.

# set\_use\_sequence\_info

```
function void set_use_sequence_info(bit value)
```

# get\_use\_sequence\_info

```
function bit get_use_sequence_info()
```

These methods are used to set and get the status of the use\_sequence\_info bit. Use\_sequence\_info controls whether the sequence information (sequencer, parent\_sequence, sequence\_id, etc.) is printed, copied, or recorded. When use\_sequence\_info is the default value of 0, then the sequence information is not used. When use\_sequence\_info is set to 1, the sequence information will be used in printing and copying.

# set\_id\_info

```
function void set_id_info(uvm_sequence_item item)
```

Copies the sequence\_id and transaction\_id from the referenced item into the calling item. This routine should always be used by drivers to initialize responses for future compatibility.

#### set\_sequencer

virtual function void set\_sequencer(uvm\_sequencer\_base sequencer)

Sets the default sequencer for the sequence to sequencer. It will take effect immediately, so it should not be called while the sequence is actively communicating with the sequencer.

#### get\_sequencer

```
function uvm_sequencer_base get_sequencer()
```

Returns a reference to the default sequencer used by this sequence.

### set\_parent\_sequence

function void set\_parent\_sequence(uvm\_sequence\_base parent)

Sets the parent sequence of this sequence\_item. This is used to identify the source sequence of a sequence\_item.

#### get\_parent\_sequence

function uvm\_sequence\_base get\_parent\_sequence()


Returns a reference to the parent sequence of any sequence on which this method was called. If this is a parent sequence, the method returns null.

#### set\_depth

```
function void set_depth(int value)
```

The depth of any sequence is calculated automatically. However, the user may use set\_depth to specify the depth of a particular sequence. This method will override the automatically calculated depth, even if it is incorrect.

## get\_depth



Returns the depth of a sequence from it's parent. A parent sequence will have a depth of 1, it's child will have a depth of 2, and it's grandchild will have a depth of 3.

#### is\_item

This function may be called on any sequence\_item or sequence. It will return 1 for items and 0 for sequences (which derive from this class).

# start\_item

start\_item and finish\_item together will initiate operation of either a sequence\_item or sequence object. If the object has not been initiated using create\_item, then start\_item will be initialized in start\_item to use the default sequencer specified by m\_sequencer. Randomization may be done between start\_item and finish\_item to ensure late generation

#### finish\_item

Finishes execution of a sequence item or sequence. Finish\_item must be called after start\_item returns with no delays or delta-cycles. Randomization, or other functions may be called between the start\_item and *finish\_item* calls.

#### get\_root\_sequence\_name

function string get\_root\_sequence\_name()

Provides the name of the root sequence (the top-most parent sequence).

#### get\_root\_sequence

function uvm\_sequence\_base get\_root\_sequence()

Provides a reference to the root sequence (the top-most parent sequence).

## get\_sequence\_path

```
function string get_sequence_path()
```

Provides a string of names of each sequence in the full hierarchical path. A "." is used as the separator between each sequence.

# **R**EPORTING **I**NTERFACE

Sequence items and sequences will use the sequencer which they are associated with for reporting messages. If no sequencer has been set for the item/sequence using set\_sequencer (or start\_item), then the global reporter will be used.

int	ng id, ng message, verbosity = UVM_MEDIUM, ng filename = "", line = 0 )
-----	---

# uvm\_report\_warning

virtual function void uvm_report_warning(string	id,		
string	message,		
int	verbosity	= UVM_MEDIUM	,
string	filename	= "",	
int	line	= 0	)

## uvm\_report\_error

virtual function void u	uvm_report_error(string	id,	
	string	message,	
	int	verbosity =	UVM_LOW,
	string	filename =	" " /
	int	line =	0)

# uvm\_report\_fatal

int v string f	<pre>id, message, verbosity = UVM_NONE, filename = "", line = 0 )</pre>	
-------------------	---	--

These are the primary reporting methods in the UVM. uvm\_sequence\_item derived types delegate these functions to their associated sequencer if they have one, or to the global reporter. See uvm\_report\_object::Reporting for details on the messaging functions.

# uvm\_sequence\_base

The uvm\_sequence\_base class provides the interfaces needed to create streams of sequence items and/or other sequences.

A sequence is executed by calling its start method, either directly or indirectly via start\_item/finish\_item or invocation of any of the `uvm\_do\_\* macros.

#### Executing sequences via start

A sequence's start method has a *parent\_sequence* argument that controls whether pre\_do, mid\_do, and post\_do are called **in the parent** sequence. It also has a *call\_pre\_post* argument that controls whether its pre\_body and post\_body methods are called.

When start is called directly, you can provide the appropriate arguments according to your application.

The sequence execution flow looks like

User code

```
sub_seq.randomize(...); // optional
sub_seq.start(seqr, parent_seq, priority, *call_pre_post*)
```

The following methods are called, in order

```
sub_seq.pre_body (task) if call_pre_post==1
parent_seq.pre_do(0) (task) if parent_sequence!=null
parent_seq.mid_do(this) (func) if parent_sequence!=null
sub_seq.body (task) YOUR STIMULUS CODE
parent_seq.post_do(this) (func) if parent_sequence!=null
sub_seq.post_body (task) if call_pre_post==1
```

#### Executing sub-sequences via start\_item/finish\_item or `uvm\_do macros

A sequence can also be indirectly started as a child in the body of a parent sequence. The child sequence's start method is called indirectly via calls to its start\_item/finish\_item methods or by invoking any of the `uvm\_do macros. Child sequences can also be started by the predefined sequences, <uvm\_random\_sequence> and <uvm\_exhaustive\_sequence>. In all these cases, start is called with *call\_pre\_post* set to 0, preventing the started sequence's pre\_body and post\_body methods from being called. During execution of the child sequence, the parent's pre\_do, mid\_do, and post\_do methods are called.

The sub-sequence execution flow looks like

User code

```
parent_seq.start_item(sub_seq, priority);
sub_seq.randomize(...);
parent_seq.finish_item(sub_seq);
or
`uvm_do_with_prior(seq_seq, { constraints }, priority)
```

```
parent_seq.pre_do(0) (task)
parent_req.mid_do(sub_seq) (func)
sub_seq.body (task)
parent_seq.post_do(sub_seq) (func)
```

Remember, it is the **parent** sequence's pre|mid|post\_do that are called, not the sequence being executed.

#### Executing sequence items via start\_item/finish\_item or `uvm\_do macros

Items are started in the body of a parent sequence via calls to start\_item/finish\_item or invocations of any of the `uvm\_do macros. The pre\_do, mid\_do, and post\_do methods of the parent sequence will be called as the item is executed.

The sequence-item execution flow looks like

User code

```
parent_seq.start_item(item, priority);
sub_seq.randomize(...) [with {constraints}];
parent_seq.finish_item(item);
or
`uvm_do_with_prior(item, constraints, priority)
```

The following methods are called, in order

```
sequencer.wait_for_grant(prior) (task) \ start_item \
parent_seq.pre_do(1) (task) / `uvm_do* macros
parent_seq.mid_do(item) (func) \ / '
sequencer.send_request(item) (func) \finish_item /
sequencer.wait_for_item_done() (task) /
parent_seq.post_do(item) (func) /
```

# Summary

uvm_sequence_base	ovides the interfaces needed to create streams
of sequence items and/or other se	
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_transaction	
uvm_sequence_item	
uvm_sequence_base	
CLASS DECLARATION	
class uvm_sequence_bas	se extends uvm_sequence_item
new	The constructor for

is_item       Returns i on items and 0 on         get_sequence_state       Returns the sequence state as an enumerated value.         wait_for_sequence_state       Waits until the sequence reaches the given state.         Sequence Execution       Executes this sequence, returning when the sequence returning when the sequence is called before the execution of body only when the sequence is started with start.         pre_body       This task is a user-definable callback that is called before the execution of body only when the sequence is started with start.         pre_do       This task is a user-definable callback task that is called on the parent sequence, if any, the sequence has selected this sequence, and before the item is randomized, and just before the item is a user-definable callback function that is called after the sequence code resides.         body       This function is a user-definable callback function that is called after the sequence code resides.         post_do       This function is a user-definable callback function that is called after the driver has indicated that it has completed the item, using either this item. Secuence code resides.         post_do       This function is a user-definable callback that is called after the driver has indicated that it has completed the item, using either this item. done or put methods.         post_body       The priority of a sequence is started.         Sequence Covernou       Sequence         set_priority       The priority of a sequence is adarter.         get_priority       The priority of a se		
get_sequence_state       Returns the sequence state as an enumerated value.         wait_for_sequence_state       Waits until the sequence reaches the given state.         Sequence Execution       Executes this sequence, returning when the sequence thas completed.         pre_body       This task is a user-definable callback that is called before the execution of body only when the sequence, if any, the sequence is started with start.         pre_do       This task is a user-definable callback task that is called on the parent sequence, if any, the sequence has issued a wait, for_grant() call and after the sequence, and before the item is randomized.         mid_do       This function is a user-definable callback function that is called after the sequence call defore the item is randomized.         body       This function is a user-definable callback function that is called after the sequence call defore the item is seen randomized.         mid_do       This function is a user-definable callback function that is called after the driver.         body       This function is a user-definable callback function that is called after the driver.         post_do       This function is a user-definable callback function that is called after the driver.         post_do       This function is a user-definable callback function that is called after the driver.         post_do       This function is a user-definable callback function that is called after the driver.         post_do       This function is a user-definable callback function that is called after the driver.<	is_item	
wait_for_sequence_state       Waits until the sequence reaches the given state.         Sequence Executions       Executes this sequence, returning when the sequence has completed.         pre_body       This task is a user-definable callback that is called before the execution of body only when the sequence is started with start.         pre_do       This task is a user-definable callback task that is called before the execution of body only when the sequence has issued a wait for grant() call and after the sequence has issued a difficult callback task that is called of this sequence. This task is a user-definable callback task that is called after the sequence has issued a wait for grant() call and after the sequence has issued a difficult callback transmitted.         mid_do       This function is a user-definable callback transmitted.         body       This task is a user-defined task where the main sequence code resides.         post_do       This function is a user-defined task where the main sequence code resides.         post_do       This task is a user-definable callback that is called after the driver has indicated that it has completed the item, using either this item done or put methods.         post_do       This task is a user-definable callback task that is called after the sequence is started with start.         started with start.       If non-null, specifies the phase in which this sequence is started with start.         started with start.       If non-null, specifies the phase in which this sequence.         is_relevant       The priority of a sequence may be changed at an	get_sequence_state	Returns the sequence state as
Sequence Execution         start       Executes this sequence, returning when the sequence has completed.         pre_body       This task is a user-definable callback that is called before the execution of body only when the sequence is started with start.         pre_do       This task is a user-definable callback task that is called on the parent sequence, if any, the sequence has issued a wait for grant) call and after the sequence has selected this sequence, and before the item is randomized.         mid_do       This task is a user-definable callback function that is called after the sequence has selected this sequence, and before the item is randomized.         mid_do       This function is a user-defined task where the main sequence is started with start.         body       This task is a user-definable callback function that is called after the sequence code resides.         post_do       This task is a user-defined task where the main sequence code resides.         post_do       This task is a user-definable callback function that is called after the driver has indicated that it has completed the item, using either this item_done or put methods.         post_do       This task is a user-definable callback that is called after the sequence is started with start.         starte with start.       Starting_phase         indicated that it has completed the item, using either this is equence is started.         Sequence Coverso.       The priority of a sequence may be changed at any point in time.         get_priority       The fraintion r	wait_for_sequence_state	Waits until the sequence
pre_body       This task is a user-definable callback that is called before the execution of body only when the sequence is started with start.         pre_do       This task is a user-definable callback that is called of or the parent sequence is started with start.         pre_do       This task is a user-definable callback task that is called on the parent sequence, if any, the sequence has lesued a wait_for_grant() call and after the sequence has selected this sequence, and yust before the item is randomized.         mid_do       This function is a user-definable callback function that is called after the sequence item has been randomized, and just before the item is sent to the driver.         body       This is the user-defined task where the main sequence callback function that is called after the sequence item has completed the item, using either this indicated that it has completed the item as completed the item, using either this indicated that it has completed the item, using either this indicated that it has completed the callback task that is called after the execution of body only when the sequence was started.         post_body       This task is a user-definable callback task that is called after the execution of body only when the sequence is nwhich this sequence is started.         sequence Control       Sequence Control         set_priority       The priority of a sequence may be changed at any point in time.         get_priority       The default is_relevant implementation returns 1, indicating that the sequence is always relevant.         wait_for_relevant       This method is called by the sequence is pecified sequencer.      <	SEQUENCE EXECUTION	
pre_body       This task is a user-definable calback that is called before the execution of body only when the sequence is started with start.         pre_do       This task is a user-definable calback task that is called on the parent sequence, if any, the sequence has issued a wait_for_grant() call and after the sequence has selected this sequence, and just before the item is randomized.         mid_do       This function is a user-definable callback function is a user-definable callback function is a user-definable callback function that is called after the sequence item has been randomized, and just before the item is sent to the driver.         body       This is the user-defined task where the main sequence code resides.         post_do       This function is a user-defined task is a user-defined task is a user-defined task.         post_do       This function is a completed the item, using either this item_done or put methods.         post_body       This task is a user-definable callback task that is called after the execution of body only when the sequence is started.         starting_phase       If non-null, specifies the phase in which this sequence uses is started.         sequence Control.       Sequence Control.         start_got_phase       This function returns the current priority of the sequence is always relevant.         wait_for_relevant       This method is called by the sequence is always relevant.         is_relevant       This function returns the current priority of the sequence is always relevant.         sequence conthe sequence is always re	start	returning when the sequence
pre_do       This task is a user-definable callback task that is called on the parent sequence, if any,the sequence has issued a wait_for_grant() call and after the sequence has selected this sequence, and before the item is randomized.         mid_do       This function is a user- definable callback function that is called after the sequence item has been randomized, and just before the item is sent to the driver.         body       This is the user-defined task where the main sequence code resides.         post_do       This function is a user- definable callback function that is called after the sequence item has been randomized, and just before the item is sent to the driver.         body       This function is a user- definable callback function that is called after the resides.         post_do       This function is a user- definable callback function that is called after the execution of body only when the sequence is started with start.         post_body       This task is a user-definable callback task that is called after the execution of body only when the sequence is started with start.         starting_phase       If non-null, specifies the phase in which this sequence use started.         set_priority       The priority of a sequence may be changed at any point in time.         get_priority       This function returns the current priority of the sequence.         is_relevant       This function returns 1, indicating that the sequence is always relevant.	pre_body	callback that is called before the execution of body only when the sequence is started
mid_doThis function is a user- definable callback function that is called after the sequence item has been randomized, and just before the item is sent to the driver.bodyThis is the user-defined task where the main sequence code 	pre_do	This task is a user-definable callback task that is called on the parent sequence, if any.the sequence has issued a wait_for_grant() call and after the sequencer has selected this sequence, and before the
bodyThis is the user-defined task where the main sequence code resides.post_doThis function is a user- definable callback function that is called after the driver has indicated that it has completed the item, using either this item_done or put methods.post_bodyThis task is a user-definable callback task that is called after the execution of body only when the sequence is started with start.starting_phaseIf non-null, specifies the phase in which this sequence was started.SEQUENCE CONTROL set_priorityThe priority of a sequence may be changed at any point in time.get_priorityThis function returns the current priority of the sequence.is_relevantThe default is_relevant 	mid_do	This function is a user- definable callback function that is called after the sequence item has been randomized, and just before the item is
definable callback function that is called after the driver has indicated that it has completed the item, using either this item_done or put methods.post_bodyThis task is a user-definable callback task that is called after the execution of body only when the sequence is started with start.starting_phaseIf non-null, specifies the phase in which this sequence was started.Sequence ControlThe priority of a sequence may be changed at any point in time.get_priorityThe priority of the 	body	This is the user-defined task where the main sequence code
post_bodyThis task is a user-definable callback task that is called after the execution of body only when the sequence is started with start.starting_phaseIf non-null, specifies the phase in which this sequence was started.SEQUENCE CONTROLThe priority of a sequence may be changed at any point in time.get_priorityThe priority of a sequence may be changed at any point in time.get_priorityThis function returns the current priority of the sequence.is_relevantThe default is_relevant implementation returns 1, indicating that the sequence is always relevant.wait_for_relevantThis method is called by the specified sequencer.grabRequests a lock on the specified sequencer.unlockRemoves any locks or grabs obtained by this sequence on	post_do	definable callback function that is called after the driver has indicated that it has completed the item, using either this
starting_phaseIf non-null, specifies the phase in which this sequence was started.SEQUENCE CONTROLset_priorityThe priority of a sequence may be changed at any point in time.get_priorityThis function returns the current priority of the sequence.is_relevantThe default is_relevant implementation returns 1, indicating that the sequence is always relevant.wait_for_relevantThis method is called by the 	post_body	callback task that is called after the execution of body only when the sequence is
set_priorityThe priority of a sequence may be changed at any point in time.get_priorityThis function returns the current priority of the sequence.is_relevantThe default is_relevant implementation returns 1, indicating that the sequence is 	starting_phase	If non-null, specifies the phase in which this sequence was
get_priorityThis function returns the current priority of the sequence.is_relevantThe default is_relevant implementation returns 1, 	SEQUENCE CONTROL	
get_priorityThis function returns the current priority of the sequence.is_relevantThe default is_relevant implementation returns 1, indicating that the sequence is always relevant.wait_for_relevantThis method is called by the sequences are not relevant.lockRequests a lock on the specified sequencer.grabRequests a lock on the specified sequencer.unlockRemoves any locks or grabs obtained by this sequence on	set_priority	be changed at any point in
is_relevantThe default is_relevant implementation returns 1, indicating that the sequence is always relevant.wait_for_relevantThis method is called by the sequencer when all available sequences are not relevant.lockRequests a lock on the specified sequencer.grabRequests a lock on the specified sequencer.unlockRemoves any locks or grabs obtained by this sequence on	get_priority	This function returns the current priority of the
wait_for_relevantThis method is called by the sequencer when all available sequences are not relevant.lockRequests a lock on the specified sequencer.grabRequests a lock on the specified sequencer.unlockRemoves any locks or grabs obtained by this sequence on	is_relevant	The default is_relevant implementation returns 1, indicating that the sequence is
lockRequests a lock on the specified sequencer.grabRequests a lock on the specified sequencer.unlockRemoves any locks or grabs obtained by this sequence on	wait_for_relevant	This method is called by the sequencer when all available
grabRequests a lock on the specified sequencer.unlockRemoves any locks or grabs obtained by this sequence on	lock	Requests a lock on the
unlock Removes any locks or grabs obtained by this sequence on	grab	Requests a lock on the
the specified sequencer.	unlock	Removes any locks or grabs

ungrab	Removes any locks or grabs obtained by this sequence on the specified sequencer.
is_blocked	Returns a bit indicating whether this sequence is currently prevented from running due to another lock or
has_lock	grab.
Has_lock	Returns 1 if this sequence has a lock, 0 otherwise.
kill	This function will kill the sequence, and cause all current locks and requests in the sequence's default sequencer to be removed.
do_kill	This function is a user hook that is called whenever a sequence is terminated by using either sequence.kill() or sequencer.stop_sequences() (which effectively calls sequence.kill()).
SEQUENCE ITEM EXECUTION	
create_item	Create_item will create and initialize a sequence_item or sequence using the factory.
start_item	sequence using the factory. start_item and finish_item together will initiate operation of either a sequence item or sequence.
finish_item	finish_item, together with start_item together will initiate operation of either a sequence_item or sequence object.
wait_for_grant	This task issues a request to the current sequencer.
send_request	The send_request function may only be called after a wait_for_grant call.
wait_for_item_done	A sequence may optionally call wait_for_item_done.
RESPONSE API	
use_response_handler	When called with enable set to 1, responses will be sent to the response handler.
get_use_response_handler	Returns the state of the use_response_handler bit.
response_handler	When the use_reponse_handler bit is set to 1, this virtual task is called by the sequencer for each response that arrives for this sequence.
<pre>set_response_queue_error_report_disabled</pre>	By default, if the response_queue overflows, an error is reported.
get_response_queue_error_report_disabled	When this bit is 0 (default value), error reports are generated when the response queue overflows.
set_response_queue_depth	The default maximum depth of the response queue is 8.
get_response_queue_depth	Returns the current depth setting for the response queue.
clear_response_queue	Empties the response queue for this sequence.

new

function	new	(string	name	=	"uvm_	_sequence" )
----------	-----	---------	------	---	-------	--------------

The constructor for uvm\_sequence\_base.

# is\_item

virtual function bit is item()

Returns 1 on items and 0 on sequences. As this object is a sequence, *is\_item* will always return 0.

#### get\_sequence\_state

function uvm\_sequence\_state\_enum get\_sequence\_state()

Returns the sequence state as an enumerated value. Can use to wait on the sequence reaching or changing from one or more states.

```
wait(get_sequence_state() & (STOPPED|FINISHED));
```

# wait\_for\_sequence\_state

task wait\_for\_sequence\_state(uvm\_sequence\_state\_enum state)

Waits until the sequence reaches the given *state*. If the sequence is already in this state, this method returns immediately. Convenience for wait ( get\_sequence\_state == *state* );

# **S**EQUENCE **E**XECUTION

#### start

virtual task start (uvm_sequencer_base	e sequencer,
uvm_sequence_base	parent_sequence = null,
integer	this_priority = 100,
bit	call_pre_post = 1 )

Executes this sequence, returning when the sequence has completed.

The *sequencer* argument specifies the sequencer on which to run this sequence. The sequencer must be compatible with the sequence.

If *parent\_sequence* is null, then this sequence is a root parent, otherwise it is a child of *parent\_sequence*. The *parent\_sequence*'s pre\_do, mid\_do, and post\_do methods will be called during the execution of this sequence.

By default, the *priority* of a sequence is 100. A different priority may be specified by *this\_priority*. Higher numbers indicate higher priority.

If *call\_pre\_post* is set to 1 (default), then the pre\_body and post\_body tasks will be called before and after the sequence body is called.

# pre\_body

```
virtual task pre_body()
```

This task is a user-definable callback that is called before the execution of body *only* when the sequence is started with start. If start is called with *call\_pre\_post* set to 0, *pre\_body* is not called. This method should not be called directly by the user.

#### pre\_do

```
virtual task pre_do(bit is_item)
```

This task is a user-definable callback task that is called *on the parent sequence*, if any.the sequence has issued a wait\_for\_grant() call and after the sequencer has selected this sequence, and before the item is randomized.

Although pre\_do is a task, consuming simulation cycles may result in unexpected behavior on the driver.

This method should not be called directly by the user.

# mid\_do

```
virtual function void mid_do(uvm_sequence_item this_item)
```

This function is a user-definable callback function that is called after the sequence item has been randomized, and just before the item is sent to the driver. This mehod should not be called directly by the user.

# body

virtual task body()

This is the user-defined task where the main sequence code resides. This method should not be called directly by the user.

# post\_do

virtual function void post\_do(uvm\_sequence\_item this\_item)

This function is a user-definable callback function that is called after the driver has indicated that it has completed the item, using either this item\_done or put methods. This method should not be called directly by the user.

# post\_body

virtual task post\_body()

This task is a user-definable callback task that is called after the execution of body only when the sequence is started with start. If start is called with *call\_pre\_post* set to 0, *post\_body* is not called. This task is a user-definable callback task that is called after the execution of the body, unless the sequence is started with call\_pre\_post=0. This method should not be called directly by the user.

# starting\_phase

uvm\_phase starting\_phase

If non-null, specifies the phase in which this sequence was started. The *starting\_phase* is set automatically when this sequence is started as the default sequence. See uvm\_sequencer\_base::start\_phase\_sequence.

# SEQUENCE CONTROL

#### set\_priority

function void set\_priority (int value)

The priority of a sequence may be changed at any point in time. When the priority of a sequence is changed, the new priority will be used by the sequencer the next time that it arbitrates between sequences.

The default priority value for a sequence is 100. Higher values result in higher priorities.

# get\_priority

```
function int get_priority()
```

This function returns the current priority of the sequence.

# is\_relevant

```
virtual function bit is_relevant()
```

The default is\_relevant implementation returns 1, indicating that the sequence is always relevant.

Users may choose to override with their own virtual function to indicate to the sequencer that the sequence is not currently relevant after a request has been made.

When the sequencer arbitrates, it will call is\_relevant on each requesting, unblocked sequence to see if it is relevant. If a 0 is returned, then the sequence will not be chosen.

If all requesting sequences are not relevant, then the sequencer will call wait\_for\_relevant on all sequences and re-arbitrate upon its return.

Any sequence that implements is\_relevant must also implement wait\_for\_relevant so that the sequencer has a way to wait for a sequence to become relevant.

## wait\_for\_relevant

virtual task wait\_for\_relevant()

This method is called by the sequencer when all available sequences are not relevant. When wait\_for\_relevant returns the sequencer attempt to re-arbitrate.

Returning from this call does not guarantee a sequence is relevant, although that would be the ideal. The method provide some delay to prevent an infinite loop.

If a sequence defines is\_relevant so that it is not always relevant (by default, a sequence is always relevant), then the sequence must also supply a wait\_for\_relevant method.

#### lock

```
task lock(uvm_sequencer_base sequencer = null)
```

Requests a lock on the specified sequencer. If sequencer is null, the lock will be requested on the current default sequencer.

A lock request will be arbitrated the same as any other request. A lock is granted after all earlier requests are completed and no other locks or grabs are blocking this sequence.

The lock call will return when the lock has been granted.

#### grab

task grab(uvm\_sequencer\_base sequencer = null)

Requests a lock on the specified sequencer. If no argument is supplied, the lock will be requested on the current default sequencer.

A grab equest is put in front of the arbitration queue. It will be arbitrated before any other requests. A grab is granted when no other grabs or locks are blocking this sequence.

The grab call will return when the grab has been granted.

# unlock

function void unlock(uvm\_sequencer\_base sequencer = null)

Removes any locks or grabs obtained by this sequence on the specified sequencer. If sequencer is null, then the unlock will be done on the current default sequencer.

# ungrab

function void ungrab(uvm\_sequencer\_base sequencer = null)

Removes any locks or grabs obtained by this sequence on the specified sequencer. If sequencer is null, then the unlock will be done on the current default sequencer.

# is\_blocked

```
function bit is_blocked()
```

Returns a bit indicating whether this sequence is currently prevented from running due to another lock or grab. A 1 is returned if the sequence is currently blocked. A 0 is returned if no lock or grab prevents this sequence from executing. Note that even if a sequence is not blocked, it is possible for another sequence to issue a lock or grab before this sequence can issue a request.

### has\_lock

```
function bit has_lock()
```

Returns 1 if this sequence has a lock, 0 otherwise.

Note that even if this sequence has a lock, a child sequence may also have a lock, in which case the sequence is still blocked from issuing operations on the sequencer.

#### kill

```
function void kill()
```

This function will kill the sequence, and cause all current locks and requests in the sequence's default sequencer to be removed. The sequence state will change to STOPPED, and its post\_body() method, if will not b

If a sequence has issued locks, grabs, or requests on sequencers other than the default sequencer, then care must be taken to unregister the sequence with the other sequencer(s) using the sequencer unregister\_sequence() method.

#### do\_kill

```
virtual function void do_kill()
```

This function is a user hook that is called whenever a sequence is terminated by using either sequence.kill() or sequencer.stop\_sequences() (which effectively calls sequence.kill()).

# **SEQUENCE ITEM EXECUTION**

# create\_item

```
protected function uvm_sequence_item create_item(
    uvm_object_wrapper type_var,
    uvm_sequencer_base l_sequencer,
    string name
)
```

Create\_item will create and initialize a sequence\_item or sequence using the factory. The sequence\_item or sequence will be initialized to communicate with the specified sequencer.

## start\_item

*start\_item* and finish\_item together will initiate operation of either a sequence item or sequence. If the item or sequence has not already been initialized using create\_item, then it will be initialized here to use the default sequencer specified by m\_sequencer. Randomization may be done between start\_item and finish\_item to ensure late generation

virtual task start\_item(uvm\_sequence\_item item, int set\_priority = -1);

# finish\_item

finish\_item, together with start\_item together will initiate operation of either a sequence\_item or sequence object. Finish\_item must be called after start\_item with no delays or delta-cycles. Randomization, or other functions may be called between the start\_item and finish\_item calls.

virtual task finish\_item(uvm\_sequence\_item item, int set\_priority = -1);

# wait\_for\_grant

This task issues a request to the current sequencer. If item\_priority is not specified, then the current sequence priority will be used by the arbiter. If a lock\_request is made, then the sequencer will issue a lock immediately before granting the sequence. (Note that the lock may be granted without the sequence being granted if is\_relevant is not asserted).

When this method returns, the sequencer has granted the sequence, and the sequence must call send\_request without inserting any simulation delay other than delta cycles. The driver is currently waiting for the next item to be sent via the send\_request call.

#### send\_request

The send\_request function may only be called after a wait\_for\_grant call. This call will send the request item to the sequencer, which will forward it to the driver. If the rerandomize bit is set, the item will be randomized before being sent to the driver.

# wait\_for\_item\_done

virtual task wait\_for\_item\_done(int transaction\_id = -1)

A sequence may optionally call wait\_for\_item\_done. This task will block until the driver

calls item\_done or put. If no transaction\_id parameter is specified, then the call will return the next time that the driver calls item\_done or put. If a specific transaction\_id is specified, then the call will return when the driver indicates completion of that specific item.

Note that if a specific transaction\_id has been specified, and the driver has already issued an item\_done or put for that transaction, then the call will hang, having missed the earlier notification.

# **RESPONSE API**

### use\_response\_handler

```
function void use_response_handler(bit enable)
```

When called with enable set to 1, responses will be sent to the response handler. Otherwise, responses must be retrieved using get\_response.

By default, responses from the driver are retrieved in the sequence by calling get\_response.

An alternative method is for the sequencer to call the response\_handler function with each response.

### get\_use\_response\_handler

function bit get\_use\_response\_handler()

Returns the state of the use\_response\_handler bit.

## response\_handler

virtual function void response\_handler(uvm\_sequence\_item response)

When the use\_reponse\_handler bit is set to 1, this virtual task is called by the sequencer for each response that arrives for this sequence.

# set\_response\_queue\_error\_report\_disabled

function void set\_response\_queue\_error\_report\_disabled(bit value)

By default, if the response\_queue overflows, an error is reported. The response\_queue will overflow if more responses are sent to this sequence from the driver than get\_response calls are made. Setting value to 0 disables these errors, while setting it to 1 enables them.

# get\_response\_queue\_error\_report\_disabled

function bit get\_response\_queue\_error\_report\_disabled()

When this bit is 0 (default value), error reports are generated when the response queue

overflows. When this bit is 1, no such error reports are generated.

## set\_response\_queue\_depth

function void set\_response\_queue\_depth(int value)

The default maximum depth of the response queue is 8. These method is used to examine or change the maximum depth of the response queue.

Setting the response\_queue\_depth to -1 indicates an arbitrarily deep response queue. No checking is done.

### get\_response\_queue\_depth

function int get\_response\_queue\_depth()

Returns the current depth setting for the response queue.

### clear\_response\_queue

virtual function void clear\_response\_queue()

Empties the response queue for this sequence.

# uvm\_sequence #(REQ,RSP)

The uvm\_sequence class provides the interfaces necessary in order to create streams of sequence items and/or other sequences.

# Summary

# uvm\_sequence #(REQ,RSP)

The uvm\_sequence class provides the interfaces necessary in order to create streams of sequence items and/or other sequences.

**CLASS HIERARCHY** 

uvm_sequence#(REQ,RSP)
uvm_sequence_base
uvm_sequence_item
uvm_transaction
uvm_object
uvm_void


#### **CLASS DECLARATION**

```
virtual class uvm_sequence #(
   type REQ = uvm_sequence_item,
   type RSP = REQ
) extends uvm_sequence_base
```

#### METHODS

new	Creates and initializes a new sequence object.
send_request	This method will send the request item to the sequencer, which will forward it to the driver.
get_current_item	Returns the request item currently being executed by the sequencer.
get_response	By default, sequences must retrieve responses by calling get_response.

# **M**ETHODS



# send\_request

This method will send the request item to the sequencer, which will forward it to the driver. If the rerandomize bit is set, the item will be randomized before being sent to

# get\_current\_item

```
function REQ get_current_item()
```

Returns the request item currently being executed by the sequencer. If the sequencer is not currently executing an item, this method will return null.

The sequencer is executing an item from the time that get\_next\_item or peek is called until the time that get or item\_done is called.

Note that a driver that only calls get will never show a current item, since the item is completed at the same time as it is requested.

#### get\_response

By default, sequences must retrieve responses by calling get\_response. If no transaction\_id is specified, this task will return the next response sent to this sequence. If no response is available in the response queue, the method will block until a response is recieved.

If a transaction\_id is parameter is specified, the task will block until a response with that transaction\_id is received in the response queue.

The default size of the response queue is 8. The get\_response method must be called soon enough to avoid an overflow of the response queue to prevent responses from being dropped.

If a response is dropped in the response queue, an error will be reported unless the error reporting is disabled via set\_response\_queue\_error\_report\_disabled.

# **Synchronization Classes**

uvm_object		
uvm_event	uvm_barrier	uvm_event_callback

The UVM provides event and barrier synchronization classes for managing concurrent processes.

- uvm\_event UVM's event class augments the SystemVerilog event datatype with such services as setting callbacks and data delivery.
- uvm\_barrier A barrier is used to prevent a pre-configured number of processes from continuing until all have reached a certain point in simulation.
- uvm\_event\_pool and uvm\_barrier\_pool The event and barrier pool classes are specializations of uvm\_object\_string\_pool #(T) used to store collections of uvm\_events and uvm\_barriers, respectively, indexed by string name. Each pool class contains a static, "global" pool instance for sharing across all processes.
- uvm\_event\_callback The event callback is used to create callback objects that may be attached to uvm\_events.

# Summary

**Synchronization Classes** 

# uvm\_event

The uvm\_event class is a wrapper class around the SystemVerilog event construct. It provides some additional services such as setting callbacks and maintaining the number of waiters.

uvm_event	
The uvm_event class is construct.	a wrapper class around the SystemVerilog event
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_event	
CLASS DECLARATION	
class uvm_even	t extends uvm_object
Methods	
new	Creates a new event object.
wait_on	Waits for the event to be activated for the first time.
wait_off	If the event has already triggered and is "on", this task waits for the event to be turned "off" via a call to reset.
wait trigger	Waits for the event to be triggered.
wait_ptrigger	Waits for a persistent trigger of the event.
wait_trigger_data	This method calls wait_trigger followed by get_trigger_data.
wait_ptrigger_data	This method calls wait_ptrigger followed by get_trigger_data.
trigger	Triggers the event, resuming all waiting processes.
get_trigger_data	Gets the data, if any, provided by the last call to trigger.
get_trigger_time	Gets the time that this event was last triggered.
is_on	Indicates whether the event has been triggered since it was last reset.
is_off	Indicates whether the event has been triggered or been reset.
reset	Resets the event to its off state.
add_callback	Registers a callback object, cb, with this event.
delete_callback	Unregisters the given callback, cb, from this event.
cancel	Decrements the number of waiters on the event.
get_num_waiters	Returns the number of processes waiting on the event.

# **M**ETHODS

## new

function new (string name = "")

Creates a new event object.

# wait\_on

virtual task wait\_on (bit delta = )

Waits for the event to be activated for the first time.

If the event has already been triggered, this task returns immediately. If *delta* is set, the caller will be forced to wait a single delta #0 before returning. This prevents the caller from returning before previously waiting processes have had a chance to resume.

Once an event has been triggered, it will be remain "on" until the event is reset.

# wait\_off

```
virtual task wait_off (bit delta = )
```

If the event has already triggered and is "on", this task waits for the event to be turned "off" via a call to reset.

If the event has not already been triggered, this task returns immediately. If *delta* is set, the caller will be forced to wait a single delta #0 before returning. This prevents the caller from returning before previously waiting processes have had a chance to resume.

### wait\_trigger

```
virtual task wait_trigger ()
```

Waits for the event to be triggered.

If one process calls wait\_trigger in the same delta as another process calls trigger, a race condition occurs. If the call to wait occurs before the trigger, this method will return in this delta. If the wait occurs after the trigger, this method will not return until the next trigger, which may never occur and thus cause deadlock.

# wait\_ptrigger

```
virtual task wait_ptrigger ()
```

Waits for a persistent trigger of the event. Unlike wait\_trigger, this views the trigger as persistent within a given time-slice and thus avoids certain race conditions. If this method is called after the trigger but within the same time-slice, the caller returns immediately.

## wait\_trigger\_data

virtual task wait\_trigger\_data (output uvm\_object data)

This method calls wait\_trigger followed by get\_trigger\_data.

# wait\_ptrigger\_data

virtual task wait\_ptrigger\_data (output uvm\_object data)

This method calls wait\_ptrigger followed by get\_trigger\_data.

#### trigger

```
virtual function void trigger (uvm_object data = null)
```

Triggers the event, resuming all waiting processes.

An optional *data* argument can be supplied with the enable to provide trigger-specific information.

# get\_trigger\_data

```
virtual function uvm_object get_trigger_data ()
```

Gets the data, if any, provided by the last call to trigger.

# get\_trigger\_time

virtual function time get\_trigger\_time ()

Gets the time that this event was last triggered. If the event has not been triggered, or the event has been reset, then the trigger time will be 0.

#### is\_on

virtual	function	bit	is_on	()
---------	----------	-----	-------	----

Indicates whether the event has been triggered since it was last reset.

A return of 1 indicates that the event has triggered.

# is\_off

virtual function bit is\_off ()

Indicates whether the event has been triggered or been reset.

A return of 1 indicates that the event has not been triggered.

#### reset

virtual function void reset (bit wakeup = )

Resets the event to its off state. If *wakeup* is set, then all processes currently waiting for the event are activated before the reset.

No callbacks are called during a reset.

# add\_callback

Registers a callback object, *cb*, with this event. The callback object may include pre\_trigger and post\_trigger functionality. If *append* is set to 1, the default, *cb* is added to the back of the callback list. Otherwise, *cb* is placed at the front of the callback list.

# delete\_callback

virtual function void delete\_callback (uvm\_event\_callback cb)

Unregisters the given callback, *cb*, from this event.

# cancel

```
virtual function void cancel ()
```

Decrements the number of waiters on the event.

This is used if a process that is waiting on an event is disabled or activated by some other means.

# get\_num\_waiters

virtual function int get\_num\_waiters ()

Returns the number of processes waiting on the event.

# uvm\_event\_callback

The uvm\_event\_callback class is an abstract class that is used to create callback objects which may be attached to uvm\_events. To use, you derive a new class and override any or both pre\_trigger and post\_trigger.

Callbacks are an alternative to using processes that wait on events. When a callback is attached to an event, that callback object's callback function is called each time the event is triggered.

# Summary

uvm_event_callback					
The uvm_event_callback class is an abstract class objects which may be attached to uvm_events.	that is used to create callback				
CLASS HIERARCHY					
uvm_void					
uvm_object					
uvm_event_callback					
CLASS DECLARATION					
virtual class uvm_event_callback ex	ktends uvm_object				
Метнодя					
new Creates a new callback object.					
pre_trigger This callback is called just before event.	ore triggering the associated				
post_trigger This callback is called after trig	gering the associated event.				

# **M**ETHODS

This callback is called just before triggering the associated event. In a derived class, override this method to implement any pre-trigger functionality.

If your callback returns 1, then the event will not trigger and the post-trigger callback is not called. This provides a way for a callback to prevent the event from triggering.

In the function, e is the uvm\_event that is being triggered, and data is the optional data

associated with the event trigger.

#### post\_trigger

This callback is called after triggering the associated event. In a derived class, override this method to implement any post-trigger functionality.

In the function, *e* is the uvm\_event that is being triggered, and *data* is the optional data associated with the event trigger.

## uvm\_barrier

The uvm\_barrier class provides a multiprocess synchronization mechanism. It enables a set of processes to block until the desired number of processes get to the synchronization point, at which time all of the processes are released.

uvm_barrier	
The uvm_barrier class	provides a multiprocess synchronization mechanism.
CLASS HIERARCHY	
uvm_void	]
uvm_object	1
	1
uvm_barrier	1
CLASS DECLARATION	
class uvm_bar	rier extends uvm_object
METHODS	
new	Creates a new barrier object.
	Creates a new barrier object. Waits for enough processes to reach the barrier before continuing.
new	Waits for enough processes to reach the barrier before
new wait_for	Waits for enough processes to reach the barrier before continuing.
new wait_for reset	<ul><li>Waits for enough processes to reach the barrier before continuing.</li><li>Resets the barrier.</li><li>Determines if the barrier should reset itself after the</li></ul>
new wait_for reset set_auto_reset	<ul> <li>Waits for enough processes to reach the barrier before continuing.</li> <li>Resets the barrier.</li> <li>Determines if the barrier should reset itself after the threshold is reached.</li> <li>Sets the process threshold.</li> <li>Gets the current threshold setting for the barrier.</li> </ul>
new wait_for reset set_auto_reset set_threshold	<ul> <li>Waits for enough processes to reach the barrier before continuing.</li> <li>Resets the barrier.</li> <li>Determines if the barrier should reset itself after the threshold is reached.</li> <li>Sets the process threshold.</li> </ul>

## **M**ETHODS

#### new

Creates a new barrier object.

#### wait\_for

virtual task wait\_for()

Waits for enough processes to reach the barrier before continuing.

The number of processes to wait for is set by the set\_threshold method.

```
virtual function void reset (bit wakeup = 1)
```

Resets the barrier. This sets the waiter count back to zero.

The threshold is unchanged. After reset, the barrier will force processes to wait for the threshold again.

If the *wakeup* bit is set, any currently waiting processes will be activated.

#### set\_auto\_reset

virtual function void set\_auto\_reset (bit value = 1)

Determines if the barrier should reset itself after the threshold is reached.

The default is on, so when a barrier hits its threshold it will reset, and new processes will block until the threshold is reached again.

If auto reset is off, then once the threshold is achieved, new processes pass through without being blocked until the barrier is reset.

#### set\_threshold

```
virtual function void set_threshold (int threshold)
```

Sets the process threshold.

This determines how many processes must be waiting on the barrier before the processes may proceed.

Once the *threshold* is reached, all waiting processes are activated.

If *threshold* is set to a value less than the number of currently waiting processes, then the barrier is reset and waiting processes are activated.

#### get\_threshold

virtual function int get\_threshold ()

Gets the current threshold setting for the barrier.

#### get\_num\_waiters

virtual function int get\_num\_waiters ()

Returns the number of processes currently waiting at the barrier.

#### cancel

virtual function void cancel ()

Decrements the waiter count by one. This is used when a process that is waiting on the

barrier is killed or activated by some other means.

The following classes define the objection mechanism and end-of-test functionality, which is based on uvm objection.

#### Contents

<b>Objection Mechanism</b>	The following classes define the objection mechanism and end-of-test functionality, which is based on uvm_objection.
uvm_objection	Objections provide a facility for coordinating status information between two or more participating components, objects, and even module-based IP.
uvm_test_done_objection	Provides built-in end-of-test coordination
uvm_callbacks_objection	The uvm_callbacks_objection is a specialized uvm_objection which contains callbacks for the raised and dropped events.
uvm_objection_callback	The uvm_objection is the callback type that defines the callback implementations for an objection callback.

## uvm\_objection

Objections provide a facility for coordinating status information between two or more participating components, objects, and even module-based IP. In particular, the *uvm\_test\_done* built-in objection provides a means for coordinating when to end a test, i.e. when to call global stop request to end the <uvm component::run> phase. When all participating components have dropped their raised objections with *uvm\_test\_done*, an implicit call to *global\_stop\_request* is issued.

Tracing of objection activity can be turned on to follow the activity of the objection mechanism. It may be turned on for a specific objection instance with uvm objection::trace mode, or it can be set for all objections from the command line using the option +UVM\_OBJECTION\_TRACE.

## Summary uvm\_objection Objections provide a facility for coordinating status information between two or more participating components, objects, and even module-based IP. **CLASS HIERARCHY** uvm void uvm\_object uvm report object uvm\_objection **CLASS DECLARATION** class uvm\_objection extends uvm\_report\_object Creates a new objection instance. new trace mode Set or get the trace mode for the objection object.

OBJECTION CONTROL	
m_set_hier_mode	Hierarchical mode only needs to be set for intermediate components, not for uvm_root or a leaf component.
raise_objection	Raises the number of objections for the source <i>objec</i> by <i>count</i> , which defaults to 1.
drop_objection	Drops the number of objections for the source <i>object</i> by <i>count</i> , which defaults to 1.
set_drain_time	Sets the drain time on the given object to drain.
CALLBACK HOOKS	
raised	Objection callback that is called when a raise_objection has reached obj.
dropped	Objection callback that is called when a drop_objection has reached obj.
all_dropped	Objection callback that is called when a drop_objection has reached <i>obj</i> , and the total count for <i>obj</i> goes to zero.
<b>O</b> BJECTION STATUS	
get_objectors	Returns the current list of objecting objects (objects that raised an objection but have not dropped it).
wait_for	Waits for the raised, dropped, or all_dropped event to occur in the given <i>obj</i> .
get_objection_count	Returns the current number of objections raised by the given <i>object</i> .
get_objection_total	Returns the current number of objections raised by the given <i>object</i> and all descendants.
get_drain_time	Returns the current drain time set for the given <i>object</i> (default: 0 ns).

#### new

function new(string name = "")

Creates a new objection instance. Accesses the command line argument +UVM\_OBJECTION\_TRACE to turn tracing on for all objection objects.

#### trace\_mode

```
function bit trace_mode (int mode = -1)
```

Set or get the trace mode for the objection object. If no argument is specified (or an argument other than 0 or 1) the current trace mode is unaffected. A trace\_mode of 0 turns tracing off. A trace mode of 1 turns tracing on. The return value is the mode prior to being reset.

## **OBJECTION CONTROL**

#### m\_set\_hier\_mode

function void m\_set\_hier\_mode (uvm\_object obj)

Hierarchical mode only needs to be set for intermediate components, not for uvm\_root or a leaf component.

#### raise\_objection

virtual function void raise_objection						
	string	description	=	" " /		
	int	count	=	1	)	

Raises the number of objections for the source *object* by *count*, which defaults to 1. The *object* is usually the *this* handle of the caller. If *object* is not specified or null, the implicit top-level component, *uvm\_top*, is chosen.

Rasing an objection causes the following.

- The source and total objection counts for *object* are increased by *count*. *description* is a string that marks a specific objection and is used in tracing/debug.
- The objection's raised virtual method is called, which calls the uvm\_component::raised method for all of the components up the hierarchy.

#### drop\_objection

Drops the number of objections for the source *object* by *count*, which defaults to 1. The *object* is usually the *this* handle of the caller. If *object* is not specified or null, the implicit top-level component, *uvm\_top*, is chosen.

Dropping an objection causes the following.

- The source and total objection counts for *object* are decreased by *count*. It is an error to drop the objection count for *object* below zero.
- The objection's dropped virtual method is called, which calls the uvm\_component::dropped method for all of the components up the hierarchy.
- If the total objection count has not reached zero for *object*, then the drop is propagated up the object hierarchy as with <u>raise\_objection</u>. Then, each object in the hierarchy will have updated their *source* counts--objections that they originated--and *total* counts--the total number of objections by them and all their descendants.

If the total objection count reaches zero, propagation up the hierarchy is deferred until a configurable drain-time has passed and the uvm\_component::all\_dropped callback for the current hierarchy level has returned. The following process occurs for each instance up the hierarchy from the source caller:

A process is forked in a non-blocking fashion, allowing the *drop* call to return. The forked process then does the following:

- If a drain time was set for the given *object*, the process waits for that amount of time.
- The objection's all\_dropped virtual method is called, which calls the uvm\_component::all\_dropped method (if *object* is a component).
- The process then waits for the *all\_dropped* callback to complete.
- After the drain time has elapsed and all\_dropped callback has completed, propagation of the dropped objection to the parent proceeds as described in raise\_objection, except as described below.

If a new objection for this *object* or any of its descendents is raised during the drain time or during execution of the all\_dropped callback at any point, the hierarchical chain described above is terminated and the dropped callback does not go up the hierarchy.

The raised objection will propagate up the hierarchy, but the number of raised propagated up is reduced by the number of drops that were pending waiting for the all\_dropped/drain time completion. Thus, if exactly one objection caused the count to go to zero, and during the drain exactly one new objection comes in, no raises or drops are propagted up the hierarchy,

As an optimization, if the *object* has no set drain-time and no registered callbacks, the forked process can be skipped and propagation proceeds immediately to the parent as described.

#### set\_drain\_time

Sets the drain time on the given *object* to *drain*.

The drain time is the amount of time to wait once all objections have been dropped before calling the all\_dropped callback and propagating the objection to the parent.

If a new objection for this *object* or any of its descendents is raised during the drain time or during execution of the all\_dropped callbacks, the drain\_time/all\_dropped execution is terminated.

## CALLBACK HOOKS

#### raised

virtual	function	void	raised		source_obj,
				string int	description, count )

Objection callback that is called when a raise\_objection has reached *obj*. The default implementation calls uvm\_component::raised.

#### dropped

virtual	function	void	dropped	(uvm_object	
					source_obj,
				string int	description, count )
					(Ounce)

Objection callback that is called when a drop\_objection has reached *obj*. The default implementation calls uvm\_component::dropped.

#### all\_dropped

virtual	task	all	_dropped	(uvm_object	obj,
					source_obj,
					description,
				int	count )

Objection callback that is called when a drop\_objection has reached *obj*, and the total count for *obj* goes to zero. This callback is executed after the drain time associated with *obj*. The default implementation calls uvm\_component::all\_dropped.

#### get\_objectors

```
function void get_objectors(ref uvm_object list[$])
```

Returns the current list of objecting objects (objects that raised an objection but have not dropped it).

#### wait\_for

Waits for the raised, dropped, or all\_dropped *event* to occur in the given *obj*. The task returns after all corresponding callbacks have been executed.

#### get\_objection\_count

function int get\_objection\_count (uvm\_object obj = null)

Returns the current number of objections raised by the given *object*.

#### get\_objection\_total

```
function int get_objection_total (uvm_object obj = null)
```

Returns the current number of objections raised by the given *object* and all descendants.

#### get\_drain\_time

```
function time get_drain_time (uvm_object obj = null)
```

Returns the current drain time set for the given *object* (default: 0 ns).

#### display\_objections

Displays objection information about the given *object*. If *object* is not specified or *null*, the implicit top-level component, <u>uvm\_root</u>, is chosen. The *show\_header* argument allows control of whether a header is output.

## uvm\_test\_done\_objection

Provides built-in end-of-test coordination

#### **Summary**

rovides built-in en	d-of-test coordination
CLASS HIERARCHY	
m_uvm_test	_done_objection_base
uvm_test_d	lone_objection
CLASS DECLARATION	
	est_done_objection extends done_objection_base
Methods	
new	Creates the singleton test_done objection.
qualify	
quanty	Checks that the given <i>object</i> is derived from either uvm_component or uvm_sequence_base.
stop_request	uvm_component or uvm_sequence_base.
stop_request	uvm_component or uvm_sequence_base. Calling this function triggers the process of shutting down
stop_request	uvm_component or uvm_sequence_base. Calling this function triggers the process of shutting down the currently running task-based phase.
stop_request VARIABLES stop_timeout	uvm_component or uvm_sequence_base. Calling this function triggers the process of shutting down the currently running task-based phase. These set watchdog timers for task-based phases and sto
stop_request VARIABLES stop_timeout	<pre>uvm_component or uvm_sequence_base. Calling this function triggers the process of shutting down the currently running task-based phase. These set watchdog timers for task-based phases and sto</pre>
stop_request VARIABLES stop_timeout METHODS all_dropped raise_objection	<ul> <li>uvm_component or uvm_sequence_base.</li> <li>Calling this function triggers the process of shutting down the currently running task-based phase.</li> <li>These set watchdog timers for task-based phases and sto tasks.</li> <li>This callback is called when the given <i>object's</i> objection count reaches zero; if the <i>object</i> is the implicit top-level, uvm_root then it means there are no more objections raised for the uvm_test_done objection.</li> <li>Calls uvm_objection::raise_objection after calling qualify.</li> </ul>
stop_request Variables stop_timeout Метнорs all_dropped	<ul> <li>uvm_component or uvm_sequence_base.</li> <li>Calling this function triggers the process of shutting down the currently running task-based phase.</li> <li>These set watchdog timers for task-based phases and sto tasks.</li> <li>This callback is called when the given <i>object's</i> objection count reaches zero; if the <i>object</i> is the implicit top-level, uvm_root then it means there are no more objections raised for the uvm_test_done objection.</li> </ul>

## **M**ETHODS

#### new

Creates the singleton test\_done objection. Users must not to call this method directly.

#### qualify

virtual	function	void	qualify(uvm_object		=	null,
			bit string	is_raise, description		)

Checks that the given *object* is derived from either uvm\_component or uvm\_sequence\_base.

#### stop\_request

```
function void stop_request()
```

Calling this function triggers the process of shutting down the currently running taskbased phase. This process involves calling all components' stop tasks for those components whose enable\_stop\_interrupt bit is set. Once all stop tasks return, or once the optional global\_stop\_timeout expires, all components' kill method is called, effectively ending the current phase. The uvm\_top will then begin execution of the next phase, if any.

## VARIABLES

#### stop\_timeout

```
time stop_timeout = 0
```

These set watchdog timers for task-based phases and stop tasks. You can not disable the timeouts. When set to 0, a timeout of the maximum time possible is applied. A timeout at this value usually indicates a problem with your testbench. You should lower the timeout to prevent "never-ending" simulations.

## METHODS

#### all\_dropped

virtual	task	all	_dropped	(uvm_object		
					source_obj,	
				5	description,	
				int	count	)

This callback is called when the given *object's* objection count reaches zero; if the *object* is the implicit top-level, uvm\_root then it means there are no more objections raised for the *uvm\_test\_done* objection. Thus, after calling uvm\_objection::all\_dropped, this method will call global\_stop\_request to stop the current task-based phase (e.g. run).

#### raise\_objection

virtual function void raise_objection (uvm_object obj		
string descrip	tion = "",	
int count	= 1 )	

Calls uvm\_objection::raise\_objection after calling qualify. If the *object* is not provided or is *null*, then the implicit top-level component, *uvm\_top*, is chosen.

#### drop\_objection

virtual function void drop_objection (uvm_object obj string description	=	" " /	、	
int count	=	<u>т</u>	)	

Calls uvm\_objection::drop\_objection after calling qualify. If the *object* is not provided or is *null*, then the implicit top-level component, *uvm\_top*, is chosen.

#### force\_stop

virtual task force\_stop(uvm\_object obj = null)

Forces the propagation of the all\_dropped() callback, even if there are still outstanding objections. The net effect of this action is to forcibly end the current phase.

## uvm\_callbacks\_objection

The uvm\_callbacks\_objection is a specialized uvm\_objection which contains callbacks for the raised and dropped events. Callbacks happend for the three standard callback activities, raised, dropped, and all\_dropped.

The uvm\_heartbeat mechanism use objections of this type for creating heartbeat conditions. Whenever the objection is raised or dropped, the component which did the raise/drop is considered to be alive.

#### Summary

uvm_callba	cks_objection
	ks_objection is a specialized uvm_objection which contains raised and dropped events.
CLASS HIERARCHY	
uvm_void	
uvm_objec	t
uvm_repor	rt_object
uvm_objec	tion
uvm_call	backs_objection
CLASS DECLARATIO	
	callbacks_objection extends uvm_objection
METHODS	
raised	Executes the uvm_objection_callback::raised method in the user callback class whenever this objection is raised at the object <i>obj</i> .
dropped	Executes the uvm_objection_callback::dropped method in the user callback class whenever this objection is dropped at the object <i>obj</i> .
all_dropped	Executes the uvm_objection_callback::all_dropped task in the user callback class whenever the objection count for this objection in reference to <i>obj</i> goes to zero.

#### **M**ETHODS

#### raised

virtual function void raised (uvm\_object obj,

	source_obj,
string	description,
int	count )

Executes the uvm\_objection\_callback::raised method in the user callback class whenever this objection is raised at the object *obj*.

#### dropped

virtual	function	void	dropped	(uvm_object	
					source_obj, description,
				int	count )

Executes the uvm\_objection\_callback::dropped method in the user callback class whenever this objection is dropped at the object *obj*.

#### all\_dropped

virtual task all_dropped	uvm_object	obj, source_obj, description, count )
--------------------------	------------	--

Executes the uvm\_objection\_callback::all\_dropped task in the user callback class whenever the objection count for this objection in reference to *obj* goes to zero.

## uvm\_objection\_callback

The uvm\_objection is the callback type that defines the callback implementations for an objection callback. A user uses the callback type uvm\_objection\_cbs\_t to add callbacks to specific objections.

#### For example

```
class my_objection_cb extends uvm_objection_callback;
function new(string name);
super.new(name);
endfunction
virtual function void raised (uvm_objection objection, uvm_object obj,
uvm_object source_obj, string description, int count);
$display("%0t: Objection %s: Raised for %s", $time,
objection.get_name(),
obj.get_full_name());
endfunction
endclass
...
initial begin
my_objection_cb cb = new("cb");
uvm_objection_cbs_t::add(null, cb); //typewide callback
end
```

#### Summary

#### uvm\_objection\_callback

The uvm\_objection is the callback type that defines the callback implementations

ASS HIERARCHY	
uvm_void	
uvm_object	
uvm_callback	
uvm_objection	on_callback
	_
SS DECLARATION	jection_callback extends uvm_callback
class uvm_ob	
ASS DECLARATION	

## METHODS

#### raised

<pre>virtual function void raised (uvm_objection objection,</pre>
---

Objection raised callback function. Called by uvm\_callbacks\_objection::raised.

#### dropped

virtual function void dropped	(uvm_objection uvm_object uvm_object string int	<pre>objection, obj, source_obj, description, count )</pre>
-------------------------------	---	---

Objection dropped callback function. Called by uvm\_callbacks\_objection::dropped.

#### all\_dropped

Objection all\_dropped callback function. Called by uvm\_callbacks\_objection::all\_dropped.

## uvm\_heartbeat

Heartbeats provide a way for environments to easily ensure that their descendants are alive. A uvm\_heartbeat is associated with a specific objection object. A component that is being tracked by the heartbeat object must raise (or drop) the synchronizing objection during the heartbeat window. The synchronizing objection must be a uvm\_callbacks\_objection type.

The uvm\_heartbeat object has a list of participating objects. The heartbeat can be configured so that all components (UVM\_ALL\_ACTIVE), exactly one (UVM\_ONE\_ACTIVE), or any component (UVM\_ANY\_ACTIVE) must trigger the objection in order to satisfy the heartbeat condition.

#### Summary

uvm_heartbea	at
Heartbeats provide a descendants are aliv	a way for environments to easily ensure that their 'e.
Methods	
new	Creates a new heartbeat instance associated with <i>cntxt</i> .
set_mode	Sets or retrieves the heartbeat mode.
set_heartbeat	Sets up the heartbeat event and assigns a list of objects to watch.
add	Add a single component to the set of components to be monitored.
remove	Remove a single component to the set of components being monitored.
start	Starts the heartbeat monitor.
stop	Stops the heartbeat monitor.

#### **M**ETHODS

#### new

function	new(string		name,	
	uvm_component		cntxt,	
	uvm_callbacks	_objection	objection =	= null)

Creates a new heartbeat instance associated with *cntxt*. The context is the hierarchical location that the heartbeat objections will flow through and be monitored at. The *objection* associated with the heartbeat is optional, if it is left null but it must be set before the heartbeat monitor will activate.

```
uvm_callbacks_objection myobjection = new("myobjection"); //some shared
objection
class myenv extends uvm_env;
    uvm_heartbeat hb = new("hb", this, myobjection);
    ...
endclass
```

```
function uvm_heartbeat_modes set_mode (
    uvm_heartbeat_modes mode = UVM_NO_HB_MODE
)
```

Sets or retrieves the heartbeat mode. The current value for the heartbeat mode is returned. If an argument is specified to change the mode then the mode is changed to the new value.

#### set\_heartbeat

```
function void set_heartbeat ( uvm_event e,
                                  ref uvm_component comps[$])
```

Sets up the heartbeat event and assigns a list of objects to watch. The monitoring is started as soon as this method is called. Once the monitoring has been started with a specific event, providing a new monitor event results in an error. To change trigger events, you must first stop the monitor and then start with a new event trigger.


If the trigger event e is null and there was no previously set trigger event, then the monitoring is not started. Monitoring can be started by explicitly calling start.

#### add

```
function void add (uvm_component comp)
```

Add a single component to the set of components to be monitored. This does not cause monitoring to be started. If monitoring is currently active then this component will be immediately added to the list of components and will be expected to participate in the currently active event window.

#### remove



Remove a single component to the set of components being monitored. Monitoring is not stopped, even if the last component has been removed (an explicit stop is required).

#### start

```
function void start (uvm_event e = null)
```

Starts the heartbeat monitor. If e is null then whatever event was previously set is used. If no event was previously set then a warning is issued. It is an error if the monitor is currently running and e is specifying a different trigger event from the current event.

#### stop

function void stop ()	function	void	stop	()
-----------------------	----------	------	------	----

Stops the heartbeat monitor. Current state information is reset so that if start is called

again the process will wait for the first event trigger to start the monitoring.

## **Container Classes**

The container classes are type parameterized datastructures. The uvm\_queue #(T) class implements a queue datastructure similar to the SystemVerilog queue construct. And the uvm\_pool #(KEY,T) class implements a pool datastructure similar to the SystemVerilog associative array. The class based datastructures allow the objects to be shared by reference; for example, a copy of a uvm\_pool #(KEY,T) object will copy just the class handle instead of the entire associative array.

#### Summary

#### **Container Classes**

The container classes are type parameterized datastructures.

## **Pool Classes**

This section defines the  $\langle uvm_pool \#(T) \rangle$  class and derivative.

#### Contents

Pool Classes	This section defines the <uvm_pool #(t)=""> class and derivative.</uvm_pool>
uvm_pool #(KEY,T) uvm_object_string_pool #(T)	Implements a class-based dynamic associative array. This provides a specialization of the generic uvm_pool #(KEY,T) class for an associative array of uvm_object- based objects indexed by string.

## uvm\_pool #(KEY,T)

Implements a class-based dynamic associative array. Allows sparse arrays to be allocated on demand, and passed and stored by reference.

#### Summary

uvm_pool #(Kl	EY,T)
Implements a class-b	ased dynamic associative array.
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_pool#(K	(EY,T)
CLASS DECLARATION	ol #(type KEY = int, T = uvm_void) extends uvm_object
<b>Метнорs</b> new	Creates a new pool with the given <i>name</i> .
get_global_pool	Returns the singleton global pool for the item type, T.
get_global	Returns the specified item instance from the global item pool.
get	Returns the item with the given key.
add	Adds the given (key, item) pair to the pool.
num	Returns the number of uniquely keyed items stored in the pool.
delete	Removes the item with the given <i>key</i> from the pool.
exists	Returns 1 if a item with the given <i>key</i> exists in the pool, 0 otherwise.
first	Returns the key of the first item stored in the pool.
last	Returns the key of the last item stored in the pool.
next	Returns the key of the next item in the pool.
prev	Returns the key of the previous item in the pool.

## METHODS

#### new

function new (string name = "")

Creates a new pool with the given name.

#### get\_global\_pool

static function this\_type get\_global\_pool ()

Returns the singleton global pool for the item type, T.

This allows items to be shared amongst components throughout the verification environment.

#### get\_global

static function T get\_global (KEY key)

Returns the specified item instance from the global item pool.

#### get

```
virtual function T get (KEY key)
```

Returns the item with the given *key*.

If no item exists by that key, a new item is created with that key and returned.

#### add

virtual	function	void	add	(KEY	key,
				Т	item)

Adds the given (*key*, *item*) pair to the pool. If an item already exists at the given *key* it is overwritten with the new *item*.

#### num

virtual function int num ()

Returns the number of uniquely keyed items stored in the pool.

#### delete

```
virtual function void delete (KEY key)
```

Removes the item with the given key from the pool.

#### exists

virtual function int exists (KEY key)

Returns 1 if a item with the given key exists in the pool, 0 otherwise.

# first virtual function int first (ref KEY key)

Returns the key of the first item stored in the pool.

If the pool is empty, then key is unchanged and 0 is returned.

If the pool is not empty, then key is key of the first item and 1 is returned.

#### last

virtual function int last (ref KEY key)

Returns the key of the last item stored in the pool.

If the pool is empty, then 0 is returned and *key* is unchanged.

If the pool is not empty, then key is set to the last key in the pool and 1 is returned.

#### next

virtual function int next (ref KEY key)

Returns the key of the next item in the pool.

If the input *key* is the last key in the pool, then *key* is left unchanged and 0 is returned.

If a next key is found, then key is updated with that key and 1 is returned.

#### prev

virtual function int prev (ref KEY key)

Returns the key of the previous item in the pool.

If the input *key* is the first key in the pool, then *key* is left unchanged and 0 is returned.

If a previous key is found, then *key* is updated with that key and 1 is returned.

## uvm\_object\_string\_pool #(T)

This provides a specialization of the generic  $uvm_pool #(KEY,T)$  class for an associative


UVM 1.0 Class Reference

array of uvm\_object-based objects indexed by string. Specializations of this class include the *uvm\_event\_pool* (a uvm\_object\_string\_pool storing uvm\_events) and *uvm\_barrier\_pool* (a uvm\_obejct\_string\_pool storing uvm\_barriers).

#### Summary

uvm_object_s	string_pool #(T)
	ialization of the generic <pre>uvm_pool #(KEY,T)</pre> class for an <pre>uvm_object-based objects indexed by string.</pre>
CLASS HIERARCHY	
uvm_pool#(s	tring,T)
uvm_object	_string_pool#(T)
type T=	<pre>bject_string_pool #(     uvm_object vm_pool #(string,T)</pre>
METHODS new get type name	Creates a new pool with the given <i>name</i> . Returns the type name of this object.
get_global_pool get	Returns the singleton global pool for the item type, T. Returns the object item at the given string <i>key</i> .
delete	Removes the item with the given string <i>key</i> from the pool.

#### **M**ETHODS



#### get\_type\_name

virtual function string get\_type\_name()

Returns the type name of this object.

#### get\_global\_pool

static function this\_type get\_global\_pool ()

Returns the singleton global pool for the item type, T.

This allows items to be shared amongst components throughout the verification environment.

#### get

virtual function T get (string key)

Returns the object item at the given string *key*.

If no item exists by the given key, a new item is created for that key and returned.

#### delete

virtual function void delete (string key)

Removes the item with the given string *key* from the pool.


## uvm\_queue #(T)

Implements a class-based dynamic queue. Allows queues to be allocated on demand, and passed and stored by reference.

#### Summary

vm_queue #(1	Γ)
nplements a class-ba	sed dynamic queue.
CLASS HIERARCHY	
uvm_void	
uviii_object	
uvm_queue#(	T)
CLASS DECLARATION	
class uvm_que	ue #(type T = int) extends uvm_object
METHODS	
new	Creates a new queue with the given <i>name</i> .
get_global_queue	Returns the singleton global queue for the item type, T.
get_global_queue get_global	Returns the specified item instance from the global item
	Returns the specified item instance from the global item queue.
get_global	Returns the specified item instance from the global item queue. Returns the item at the given <i>index</i> .
get_global	Returns the specified item instance from the global item queue. Returns the item at the given <i>index</i> . Returns the number of items stored in the queue.
get_global get size	<ul> <li>Returns the specified item instance from the global item queue.</li> <li>Returns the item at the given <i>index</i>.</li> <li>Returns the number of items stored in the queue.</li> <li>Inserts the item at the given <i>index</i> in the queue.</li> <li>Removes the item at the given <i>index</i> from the queue; if <i>index</i> is not provided, the entire contents of the queue</li> </ul>
get_global get size insert	Returns the specified item instance from the global item queue. Returns the item at the given <i>index</i> . Returns the number of items stored in the queue. Inserts the item at the given <i>index</i> in the queue. Removes the item at the given <i>index</i> from the queue; if <i>index</i> is not provided, the entire contents of the queue are deleted.
get_global get size insert delete	<ul> <li>Returns the specified item instance from the global item queue.</li> <li>Returns the item at the given <i>index</i>.</li> <li>Returns the number of items stored in the queue.</li> <li>Inserts the item at the given <i>index</i> in the queue.</li> <li>Removes the item at the given <i>index</i> from the queue; if <i>index</i> is not provided, the entire contents of the queue are deleted.</li> <li>Returns the first element in the queue (index=0), or <i>nul</i></li> </ul>
get_global get size insert delete pop_front	<ul> <li>Returns the specified item instance from the global item queue.</li> <li>Returns the item at the given <i>index</i>.</li> <li>Returns the number of items stored in the queue.</li> <li>Inserts the item at the given <i>index</i> in the queue.</li> <li>Removes the item at the given <i>index</i> from the queue; if <i>index</i> is not provided, the entire contents of the queue are deleted.</li> <li>Returns the first element in the queue (index=0), or <i>nul</i> if the queue is empty.</li> <li>Returns the last element in the queue (index=size()-1),</li> </ul>

## **M**ETHODS



#### get\_global\_queue

static function this\_type get\_global\_queue ()

Returns the singleton global queue for the item type, T.

This allows items to be shared amongst components throughout the verification

#### get\_global

static function T get\_global (int index)

Returns the specified item instance from the global item queue.

# get virtual function T get (int index) Returns the item at the given index.

If no item exists by that key, a new item is created with that key and returned.

## size virtual function int size ()

Returns the number of items stored in the queue.

#### insert

virtual function void insert (int index, T item )
--

Inserts the item at the given *index* in the queue.

#### delete

virtual function void delete (int index = -1)

Removes the item at the given *index* from the queue; if *index* is not provided, the entire contents of the queue are deleted.

#### pop\_front

virtual function T pop\_front()

Returns the first element in the queue (index=0), or *null* if the queue is empty.

#### pop\_back

virtual	function	Т	pop_	bac	k(	)	
---------	----------	---	------	-----	----	---	--

Returns the last element in the queue (index=size()-1), or null if the queue is empty.

#### push\_front

virtual function void push\_front(T item)

Inserts the given *item* at the front of the queue.

#### push\_back

virtual function void push\_back(T item)

Inserts the given *item* at the back of the queue.

## **TLM Interfaces**

The UVM TLM library defines several abstract, transaction-level interfaces and the ports and exports that facilitate their use. Each TLM interface consists of one or more methods used to transport data, typically whole transactions (objects) at a time. Component designs that use TLM ports and exports to communicate are inherently more reusable, interoperable, and modular.

The UVM TLM library specifies the required behavior (semantic) of each interface method. Classes (components) that implement a TLM interface must meet the specified semantic.

#### Summary

TLM Interfaces				
	library defines several abstract, transaction-level interfaces and the orts that facilitate their use.			
TLM2	The TLM2 sockets provide blocking and nonblocking transaction- level interfaces with well-defined completion semantics.			
TLM1	The TLM1 ports provide blocking and nonblocking pass-by-value transaction-level interfaces.			
Sequencer Port	A push or pull port, with well-defined completion semantics.			
Analysis	The <i>analysis</i> interface is used to perform non-blocking broadcasts of transactions to connected components.			

#### TLM2

The TLM2 sockets provide blocking and nonblocking transaction-level interfaces with welldefined completion semantics.

#### TLM1

The TLM1 ports provide blocking and nonblocking pass-by-value transaction-level interfaces. The semantics of these interfaces are limited to message passing.

#### **Sequencer Port**

A push or pull port, with well-defined completion semantics. It is used to connect sequencers with drivers and layering sequences.

#### Analysis

The *analysis* interface is used to perform non-blocking broadcasts of transactions to connected components. It is typically used by such components as monitors to publish transactions observed on a bus to its subscribers, which are typically scoreboards and response/coverage collectors.

uvm_analysis_if	Ī
write	

## **TLM1 Interfaces, Ports, Exports and Transport Interfaces**

Each TLM1 interface is either blocking, non-blocking, or a combination of these two.

blocking	A blocking interface conveys transactions in blocking fashion; its methods do not return until the transaction has been successfully sent or retrieved. Because delivery may consume time to complete, the methods in such an interface are declared as tasks.
non-blocking	A non-blocking interface attempts to convey a transaction without consuming simulation time. Its methods are declared as functions. Because delivery may fail (e.g. the target component is busy and can not accept the request), the methods may return with failed status.
combination	A combination interface contains both the blocking and non- blocking variants. In SystemC, combination interfaces are defined through multiple inheritance. Because SystemVerilog does not support multiple inheritance, the UVM emulates hierarchical interfaces via a common base class and interface mask.

Like their SystemC counterparts, the UVM's TLM port and export implementations allow connections between ports whose interfaces are not an exact match. For example, an *uvm\_blocking\_get\_port* can be connected to any port, export or imp port that provides *at the least* an implementation of the blocking\_get interface, which includes the *uvm\_get\_\** ports and exports, *uvm\_blocking\_get\_peek\_\** ports and exports, and *uvm\_get\_peek\_\** ports and exports.

The sections below provide and overview of the unidirectional and bidirectional TLM interfaces, ports, and exports.

#### Summary

TLM1 Interfaces, Ports, Exports and Transport Interfaces			
Each TLM1 interface is either blocking, non-blocking, or a combination of these two.			
Unidirectional Interfaces & Ports	The unidirectional TLM interfaces consist of blocking, non- blocking, and combined blocking and non-blocking variants of the <i>put</i> , <i>get</i> and <i>peek</i> interfaces, plus a non-blocking <i>analysis</i> interface.		
Put	The <i>put</i> interfaces are used to send, or <i>put</i> , transactions to other components.		
Get and Peek	The <i>get</i> interfaces are used to retrieve transactions from other components.		
Ports, Exports, and Imps	The UVM provides unidirectional ports, exports, and implementation ports for connecting your components via the TLM interfaces.		
BIDIRECTIONAL Interfaces & Ports	The bidirectional interfaces consist of blocking, non-blocking, and combined blocking and non-blocking variants of the <i>transport</i> , master, and slave interfaces.		
Transport	The <i>transport</i> interface sends a request transaction and returns a response transaction in a single task call, thereby enforcing an in-order execution semantic.		
Master and Slave	The primitive, unidirectional <i>put</i> , <i>get</i> , and <i>peek</i> interfaces are combined to form bidirectional master and slave interfaces.		
Ports,	The UVM provides bidirectional ports, exports, and		


Exports, and Imps	implementation ports for connecting your components via the TLM interfaces.
Usage	This example illustrates basic TLM connectivity using the blocking put inteface.

## **UNIDIRECTIONAL INTERFACES & PORTS**

The unidirectional TLM interfaces consist of blocking, non-blocking, and combined blocking and non-blocking variants of the *put*, *get* and *peek* interfaces, plus a non-blocking *analysis* interface.


#### Put

The *put* interfaces are used to send, or *put*, transactions to other components. Successful completion of a put guarantees its delivery, not execution.



#### **Get and Peek**


The *get* interfaces are used to retrieve transactions from other components. The *peek* interfaces are used for the same purpose, except the retrieved transaction is not consumed; successive calls to *peek* will return the same object. Combined *get\_peek* interfaces are also defined.



#### Ports, Exports, and Imps

The UVM provides unidirectional ports, exports, and implementation ports for connecting your components via the TLM interfaces.

- *Ports* instantiated in components that *require*, or *use*, the associate interface to initiate transaction requests.
- *Exports* instantiated by components that *forward* an implementation of the methods defined in the associated interface. The implementation is typically provided by an *imp* port in a child component.
- *Imps* instantiated by components that *provide* or *implement* an implementation of the methods defined in the associated interface.



A summary of port, export, and imp declarations are

class uvm\_\*\_export #(type T=int)
 extends uvm\_port\_base #(tlm\_if\_base #(T,T));
class uvm\_\*\_port #(type T=int)
 extends uvm\_port\_base #(tlm\_if\_base #(T,T));
class uvm\_\*\_imp #(type T=int)
 extends uvm\_port\_base #(tlm\_if\_base #(T,T));

where the asterisk can be any of

blocking\_put nonblocking\_put put blocking\_get get blocking\_peek nonblocking\_peek peek blocking\_get\_peek nonblocking\_get\_peek get\_peek analysis


#### **BIDIRECTIONAL INTERFACES & PORTS**

The bidirectional interfaces consist of blocking, non-blocking, and combined blocking and non-blocking variants of the *transport*, *master*, and *slave* interfaces.

Bidirectional interfaces involve both a transaction request and response.

#### **Transport**


The *transport* interface sends a request transaction and returns a response transaction in a single task call, thereby enforcing an in-order execution semantic. The request and response transactions can be different types.



#### **Master and Slave**

The primitive, unidirectional *put*, *get*, and *peek* interfaces are combined to form bidirectional master and slave interfaces. The master puts requests and gets or peeks


responses. The slave gets or peeks requests and puts responses. Because the put and the get come from different function interface methods, the requests and responses are not coupled as they are with the *transport* interface.



#### Ports, Exports, and Imps

The UVM provides bidirectional ports, exports, and implementation ports for connecting your components via the TLM interfaces.

- *Ports* instantiated in components that *require*, or *use*, the associate interface to initiate transaction requests.
- *Exports* instantiated by components that *forward* an implementation of the methods defined in the associated interface. The implementation is typically provided by an *imp* port in a child component.
- *Imps* instantiated by components that *provide* or *implement* an implementation of the methods defined in the associated interface.



A summary of port, export, and imp declarations are


```
class uvm_*_port #(type REQ=int, RSP=int)
extends uvm_port_base #(tlm_if_base #(REQ, RSP));
class uvm_*_export #(type REQ=int, RSP=int)
extends uvm_port_base #(tlm_if_base #(REQ, RSP));
class uvm_*_imp #(type REQ=int, RSP=int)
extends uvm_port_base #(tlm_if_base #(REQ, RSP));
```

where the asterisk can be any of



## USAGE

This example illustrates basic TLM connectivity using the blocking put inteface.



port-to-port	leaf1's <i>out</i> port is connected to its parent's (comp1) <i>out</i> port
port-to-export	comp1's out port is connected to comp2's in export
export-to-export	comp2's <i>in</i> export is connected to its child's (subcomp2) <i>in</i> export
export-to-imp	subcomp2's <i>in</i> export is connected leaf2's <i>in</i> imp port.
imp-to-implementation	leaf2's <i>in</i> imp port is connected to its implementation, leaf2

Hierarchical port connections are resolved and optimized just before the <uvm\_component::end\_of\_elaboration> phase. After optimization, calling any port's interface method (e.g. leaf1.out.put(trans)) incurs a single hop to get to the implementation (e.g. leaf2's put task), no matter how far up and down the hierarchy the implementation resides.

```
`include "uvm_pkg.sv"
import uvm_pkg::*;
class trans extends uvm_transaction;
  rand int addr;
  rand int data;
rand bit write;
endclass
class leaf1 extends uvm_component;
  `uvm_component_utils(leaf1)
  uvm_blocking_put_port #(trans) out;
  function new(string name, uvm_component parent=null);
    super.new(name,parent);
out = new("out",this);
  endfunction
  virtual task run();
     trans t;
     t = new;
     t.randomize();
     out.put(t);
  endtask
endclass
class comp1 extends uvm_component;
  `uvm_component_utils(comp1)
  uvm_blocking_put_port #(trans) out;
  leaf1 leaf;
  function new(string name, uvm_component parent=null);
    super.new(name,parent);
  endfunction
  virtual function void build();
out = new("out",this);
leaf = new("leaf1",this);
  endfunction
  // connect port to port
virtual function void connect();
    leaf.out.connect(out);
  endfunction
endclass
class leaf2 extends uvm_component;
  `uvm_component_utils(leaf2)
  uvm_blocking_put_imp #(trans,leaf2) in;
  function new(string name, uvm_component parent=null);
     super.new(name,parent);
     // connect imp to implementation (this)
in = new("in",this);
  endfunction
```

```
endtask
endclass
class subcomp2 extends uvm_component;
   `uvm_component_utils(subcomp2)
  uvm_blocking_put_export #(trans) in;
  leaf2 leaf;
   function new(string name, uvm_component parent=null);
     super.new(name,parent);
   endfunction
  virtual function void build();
in = new("in",this);
leaf = new("leaf2",this);
   endfunction
  // connect export to imp
virtual function void connect();
    in.connect(leaf.in);
   endfunction
endclass
class comp2 extends uvm_component;
   `uvm_component_utils(comp2)
  uvm_blocking_put_export #(trans) in;
   subcomp2 subcomp;
   function new(string name, uvm_component parent=null);
     super.new(name,parent);
   endfunction
  virtual function void build();
in = new("in",this);
subcomp = new("subcomp2",this);
   endfunction
  // connect export to export
virtual function void connect();
    in.connect(subcomp.in);
   endfunction
endclass
class env extends uvm_component;
   `uvm_component_utils(comp1)
   comp1 comp1_i;
   comp2 comp2_i;
  function new(string name, uvm_component parent=null);
    super.new(name,parent);
   endfunction
   virtual function void build();
   compl_i = new("compl",this);
   comp2_i = new("comp2",this);
   endfunction
   // connect port to export
   virtual function void connect();
    compl_i.out.connect(comp2_i.in);
   endfunction
endclass
module top;
  env e = new("env");
initial run_test();
initial #10 uvm_top.stop_request();
endmodule
```

# uvm\_tlm\_if\_base #(T1,T2)

This class declares all of the methods of the TLM API.

Various subsets of these methods are combined to form primitive TLM interfaces, which are then paired in various ways to form more abstract "combination" TLM interfaces. Components that require a particular interface use ports to convey that requirement. Components that provide a particular interface use exports to convey its availability.

Communication between components is established by connecting ports to compatible exports, much like connecting module signal-level output ports to compatible input ports. The difference is that UVM ports and exports bind interfaces (groups of methods), not signals and wires. The methods of the interfaces so bound pass data as whole transactions (e.g. objects). The set of primitve and combination TLM interfaces afford many choices for designing components that communicate at the transaction level.

## Summary

uvm_tlm_if_base #(T1,T2)			
his class declares	all of the methods of the TLM API.		
CLASS DECLARATION			
virtual class uvm_tlm_if_base #(type T1 = int, type T2 = int)			
BLOCKING PUT			
put	Sends a user-defined transaction of type T.		
<b>B</b> LOCKING GET			
get	Provides a new transaction of type T.		
<b>B</b> LOCKING PEEK			
peek	Obtain a new transaction without consuming it.		
Non-blocking put			
try_put	Sends a transaction of type T, if possible.		
can_put	Returns 1 if the component is ready to accept the transaction; 0 otherwise.		
Non-blocking			
GET	Dravidas a new transaction of tune T		
try_get can_get	Provides a new transaction of type T. Returns 1 if a new transaction can be provided immediately upon request, 0 otherwise.		
Non-blocking peek			
try_peek	Provides a new transaction without consuming it.		
can_peek	Returns 1 if a new transaction is available; 0 otherwise.		
<b>B</b> LOCKING TRANSPORT			
transport	Executes the given request and returns the response in the given output argument.		
Non-blocking			
TRANSPORT nb_transport	Executes the given request and returns the response in the given output argument.		
ANALYSIS			
write	Broadcasts a user-defined transaction of type T to any number of listeners.		

#### put

virtual task put(input T1 t)

Sends a user-defined transaction of type T.

Components implementing the put method will block the calling thread if it cannot immediately accept delivery of the transaction.

# **BLOCKING GET**

jet
virtual task get(output T2 t)

Provides a new transaction of type T.

The calling thread is blocked if the requested transaction cannot be provided immediately. The new transaction is returned in the provided output argument.

The implementation of get must regard the transaction as consumed. Subsequent calls to get must return a different transaction instance.

# **BLOCKING PEEK**

#### peek

```
virtual task peek(output T2 t)
```

Obtain a new transaction without consuming it.

If a transaction is available, then it is written to the provided output argument. If a transaction is not available, then the calling thread is blocked until one is available.

The returned transaction is not consumed. A subsequent peek or get will return the same transaction.

# NON-BLOCKING PUT

## try\_put

virtual function bit try\_put(input T1 t)

Sends a transaction of type T, if possible.

If the component is ready to accept the transaction argument, then it does so and returns 1, otherwise it returns 0.

#### can\_put

virtual function bit can\_put()

Returns 1 if the component is ready to accept the transaction; 0 otherwise.

# **NON-BLOCKING GET**

#### try\_get

```
virtual function bit try_get(output T2 t)
```

Provides a new transaction of type T.

If a transaction is immediately available, then it is written to the output argument and 1 is returned. Otherwise, the output argument is not modified and 0 is returned.

#### can\_get

```
virtual function bit can_get()
```

Returns 1 if a new transaction can be provided immediately upon request, 0 otherwise.

# **NON-BLOCKING PEEK**

#### try\_peek

virtual	function	bit	try_peek(	output	т2	t)	
---------	----------	-----	-----------	--------	----	----	--

Provides a new transaction without consuming it.

If available, a transaction is written to the output argument and 1 is returned. A subsequent peek or get will return the same transaction. If a transaction is not available, then the argument is unmodified and 0 is returned.

## can\_peek

virtual function bit can\_peek()

Returns 1 if a new transaction is available; 0 otherwise.

# **BLOCKING TRANSPORT**

## transport

```
virtual task transport(input T1 req ,
output T2 rsp)
```

Executes the given request and returns the response in the given output argument. The calling thread may block until the operation is complete.

# **NON-BLOCKING TRANSPORT**

#### nb\_transport

Executes the given request and returns the response in the given output argument. Completion of this operation must occur without blocking.

If for any reason the operation could not be executed immediately, then a 0 must be returned; otherwise 1.

# **A**NALYSIS

#### write

• • •	c				- 1	
virtual	function	vold	write	input	T.T.	t)

Broadcasts a user-defined transaction of type T to any number of listeners. The operation must complete without blocking.

# **TLM Port Classes**

The following classes define the TLM port classes.

# Contents

TLM Port Classes	The following classes define the TLM port classes.
uvm_*_port #(T)	These unidirectional ports are instantiated by components that <i>require</i> , or <i>use</i> , the associated interface to convey transactions.
uvm_*_port #(REQ,RSP)	These bidirectional ports are instantiated by components that <i>require</i> , or <i>use</i> , the associated interface to convey transactions.

# uvm\_\*\_port #(T)

These unidirectional ports are instantiated by components that *require*, or *use*, the associated interface to convey transactions. A port can be connected to any compatible port, export, or imp port. Unless its *min\_size* is 0, a port *must* be connected to at least one implementation of its assocated interface.

The asterisk in *uvm\_\*\_port* is any of the following


```
blocking_put
nonblocking_put
put
blocking_get
get
blocking_peek
nonblocking_peek
peek
blocking_get_peek
nonblocking_get_peek
get_peek
```

Type parameters

*T* The type of transaction to be communicated by the export

Ports are connected to interface implementations directly via  $uvm_*_imp \#(T,IMP)$  ports or indirectly via hierarchical connections to  $uvm_*_port \#(T)$  and  $uvm_*_export \#(T)$  ports.

## Summary



#### new

The *name* and *parent* are the standard <u>uvm\_component</u> constructor arguments. The *min\_size* and *max\_size* specify the minimum and maximum number of interfaces that must have been connected to this port by the end of elaboration.

# uvm\_\*\_port #(REQ,RSP)

These bidirectional ports are instantiated by components that *require*, or *use*, the associated interface to convey transactions. A port can be connected to any compatible port, export, or imp port. Unless its *min\_size* is 0, a port *must* be connected to at least one implementation of its assocated interface.

The asterisk in *uvm\_\*\_port* is any of the following

```
blocking_transport
nonblocking_transport
transport
blocking_master
nonblocking_master
master
blocking_slave
nonblocking_slave
slave
```

Ports are connected to interface implementations directly via uvm\_\*\_imp #(REQ,RSP,IMP,REQ\_IMP,RSP\_IMP) ports or indirectly via hierarchical connections to uvm\_\*\_port #(REQ,RSP) and uvm\_\*\_export #(REQ,RSP) ports.

Type parameters

- *REQ* The type of request transaction to be communicated by the export
- *RSP* The type of response transaction to be communicated by the export

## Summary

## uvm\_\*\_port #(REQ,RSP)

These bidirectional ports are instantiated by components that *require*, or *use*, the associated interface to convey transactions.

#### **M**ETHODS

new	The name and parent are the standard uvm_component
	constructor arguments.

# METHODS

#### new

The *name* and *parent* are the standard uvm\_component constructor arguments. The *min\_size* and *max\_size* specify the minimum and maximum number of interfaces that must have been supplied to this port by the end of elaboration.

function new (string name, uvm\_component parent, int min\_size=1, int max\_size=1)

# **TLM Export Classes**

The following classes define the TLM export classes.

## Contents

TLM Export Classes	The following classes define the TLM export classes.
uvm_*_export #(T)	The unidirectional uvm_*_export is a port that <i>forwards</i> or <i>promotes</i> an interface implementation from a child component to its parent.
uvm_*_export #(REQ,RSP)	The bidirectional uvm_*_export is a port that <i>forwards</i> or <i>promotes</i> an interface implementation from a child component to its parent.

# uvm\_\*\_export #(T)

The unidirectional uvm\_\*\_export is a port that *forwards* or *promotes* an interface implementation from a child component to its parent. An export can be connected to any compatible child export or imp port. It must ultimately be connected to at least one implementation of its associated interface.

The interface type represented by the asterisk is any of the following



Type parameters

*T* The type of transaction to be communicated by the export

Exports are connected to interface implementations directly via  $uvm_*_imp \#(T,IMP)$  ports or indirectly via other  $uvm_*_export \#(T)$  exports.

## Summary

# **uvm\_\*\_export #(T)**The unidirectional uvm\_\*\_export is a port that *forwards* or *promotes* an interface implementation from a child component to its parent. **METHODS**New The *name* and *parent* are the standard uvm\_component

# METHODS

#### new

The *name* and *parent* are the standard <u>uvm\_component</u> constructor arguments. The *min\_size* and *max\_size* specify the minimum and maximum number of interfaces that must have been supplied to this port by the end of elaboration.

# uvm\_\*\_export #(REQ,RSP)

The bidirectional uvm\_\*\_export is a port that *forwards* or *promotes* an interface implementation from a child component to its parent. An export can be connected to any compatible child export or imp port. It must ultimately be connected to at least one implementation of its associated interface.

The interface type represented by the asterisk is any of the following



Type parameters

- *REQ* The type of request transaction to be communicated by the export
- *RSP* The type of response transaction to be communicated by the export

Exports are connected to interface implementations directly via uvm\_\*\_imp #(REQ, RSP, IMP, REQ\_IMP, RSP\_IMP) ports or indirectly via other uvm\_\*\_export #(REQ,RSP) exports.

#### Summary

## uvm\_\*\_export #(REQ,RSP)

The bidirectional uvm\_\*\_export is a port that *forwards* or *promotes* an interface implementation from a child component to its parent.

METHODS
new

The *name* and *parent* are the standard uvm\_component constructor arguments.

# **M**ETHODS

#### new

The *name* and *parent* are the standard uvm\_component constructor arguments. The *min\_size* and *max\_size* specify the minimum and maximum number of interfaces that must have been supplied to this port by the end of elaboration.

# uvm\_\*\_imp ports

The following defines the TLM implementation (imp) classes.


# Contents

uvm_*_imp ports	The following defines the TLM implementation (imp) classes.
uvm_*_imp #(T,IMP)	Unidirectional implementation (imp) port classesAn imp port provides access to an implementation of the associated interface to all connected <i>ports</i> and <i>exports</i> .
uvm_*_imp #(REQ, RSP, IMP, REQ_IMP, RSP_IMP)	Bidirectional implementation (imp) port classesAn imp port provides access to an implementation of the associated interface to all connected <i>ports</i> and <i>exports</i> .

# uvm\_\*\_imp #(T,IMP)

Unidirectional implementation (imp) port classes -- An imp port provides access to an implementation of the associated interface to all connected *ports* and *exports*. Each imp port instance *must* be connected to the component instance that implements the associated interface, typically the imp port's parent. All other connections -- e.g. to other ports and exports -- are prohibited.

The asterisk in *uvm\_\*\_imp* may be any of the following



#### Type parameters

- *T* The type of transaction to be communicated by the imp
- *IMP* The type of the component implementing the interface. That is, the class to which this imp will delegate.

The interface methods are implemented in a component of type *IMP*, a handle to which is passed in a constructor argument. The imp port delegates all interface calls to this component.

#### Summary

uvm\_\*\_imp #(T,IMP)

Unidirectional implementation (imp) port classes--An imp port provides access to an implementation of the associated interface to all connected *ports* and *exports*.

#### METHODS

new

Creates a new unidirectional imp port with the given *name* and *parent*.

# **M**ETHODS

#### new

Creates a new unidirectional imp port with the given *name* and *parent*. The *parent* must implement the interface associated with this port. Its type must be the type specified in the imp's type-parameter, *IMP*.

function new (string name, IMP parent);

# uvm\_\*\_imp #(REQ, RSP, IMP, REQ\_IMP, RSP\_IMP)

Bidirectional implementation (imp) port classes--An imp port provides access to an implementation of the associated interface to all connected *ports* and *exports*. Each imp port instance *must* be connected to the component instance that implements the associated interface, typically the imp port's parent. All other connections-- e.g. to other ports and exports-- are prohibited.

The interface represented by the asterisk is any of the following

```
blocking_transport
nonblocking_transport
transport
blocking_master
nonblocking_master
master
blocking_slave
nonblocking_slave
slave
```

#### Type parameters

REQ	Request transaction type
RSP	Response transaction type
IMP	Component type that implements the interface methods, typically the the parent of this imp port.
REQ_IMP	Component type that implements the request side of the interface. Defaults to IMP. For master and slave imps only.
RSP_IMP	Component type that implements the response side of the interface. Defaults to IMP. For master and slave imps only.


The interface methods are implemented in a component of type *IMP*, a handle to which is passed in a constructor argument. The imp port delegates all interface calls to this component.

The master and slave imps have two modes of operation.

- A single component of type IMP implements the entire interface for both requests and responses.
- Two sibling components of type REQ\_IMP and RSP\_IMP implement the request and response interfaces, respectively. In this case, the IMP parent instantiates this imp port *and* the REQ\_IMP and RSP\_IMP components.

The second mode is needed when a component instantiates more than one imp port, as in the uvm\_tlm\_req\_rsp\_channel #(REQ,RSP) channel.

## Summary



# **M**ETHODS

#### new

Creates a new bidirectional imp port with the given *name* and *parent*. The *parent*, whose type is specified by *IMP* type parameter, must implement the interface associated with this port.

Transport imp constructor

function new(string name, IMP imp)

#### Master and slave imp constructor

The optional *req\_imp* and *rsp\_imp* arguments, available to master and slave imp ports, allow the requests and responses to be handled by different subcomponents. If they are specified, they must point to the underlying component that implements the request and response methods, respectively.

```
function new(string name, IMP imp,
REQ_IMP req_imp=imp, RSP_IMP rsp_imp=imp)
```

# **Analysis Ports**

This section defines the port, export, and imp classes used for transaction analysis.

# Contents


Analysis Ports	This section defines the port, export, and imp classes used for transaction analysis.
uvm_analysis_port	Broadcasts a value to all subscribers implementing a uvm_analysis_imp.
uvm_analysis_imp	Receives all transactions broadcasted by a uvm_analysis_port.
uvm_analysis_export	Exports a lower-level uvm_analysis_imp to its parent.

# uvm\_analysis\_port

Broadcasts a value to all subscribers implementing a uvm\_analysis\_imp.

```
class mon extends uvm_component;
  uvm_analysis_port#(trans) ap;
function new(string name = "sb", uvm_component parent = null);
    super.new(name, parent);
    ap = new("ap", this);
endfunction
task run_phase(uvm_phase phase);
    trans t;
    ...
    ap.write(t);
    ...
endfunction
endclass
```

## Summary



# Methods

write

function void write (input T t)

Send specified value to all connected interface


# uvm\_analysis\_imp

Receives all transactions broadcasted by a uvm\_analysis\_port. It serves as the termination point of an analysis port/export/imp connection. The component attached to the *imp* class--called a *subscriber--* implements the analysis interface.

Will invoke the write(T) method in the parent component. The implementation of the write(T) method must not modify the value passed to it.

```
class sb extends uvm_component;
  uvm_analysis_imp#(trans, sb) ap;
function new(string name = "sb", uvm_component parent = null);
    super.new(name, parent);
    ap = new("ap", this);
endfunction
function void write(trans t);
...
endfunction
endclass
```

#### Summary



# uvm\_analysis\_export

Exports a lower-level uvm\_analysis\_imp to its parent.

# Summary



# **M**ETHODS

#### new

function new	(string	name,
	uvm_component	parent = null)

Instantiate the export.

# **TLM FIFO Classes**

This section defines TLM-based FIFO classes.

## Contents

TLM FIFO Classes	This section defines TLM-based FIFO classes.
uvm_tlm_fifo	This class provides storage of transactions between two independently running processes.
uvm_tlm_analysis_fifo	An analysis_fifo is a uvm_tlm_fifo with an unbounded size and a write interface.

# uvm\_tlm\_fifo

This class provides storage of transactions between two independently running processes. Transactions are put into the FIFO via the *put\_export*. transactions are fetched from the FIFO in the order they arrived via the *get\_peek\_export*. The *put\_export* and *get\_peek\_export* are inherited from the uvm\_tlm\_fifo\_base #(T) super class, and the interface methods provided by these exports are defined by the uvm\_tlm\_if\_base #(T1,T2) class.

## Summary

## uvm\_tlm\_fifo

This class provides storage of transactions between two independently running processes.

#### **CLASS HIERARCHY**

uvm_void
uvm_object
uvm_report_object
uvm_component
uvm_tlm_fifo_base#(T)
uvm_tlm_fifo

#### **CLASS DECLARATION**

class uvm\_tlm\_fifo #(
 type T = int
) extends uvm\_tlm\_fifo\_base #(T)

#### METHODS

new	The <i>name</i> and <i>parent</i> are the normal uvm_component constructor arguments.
size	Returns the capacity of the FIFO that is, the number of entries the FIFO is capable of holding.
used	Returns the number of entries put into the FIFO.
is_empty	Returns 1 when there are no entries in the FIFO, 0 otherwise.
is_full	Returns 1 when the number of entries in the FIFO is equal to its size, 0 otherwise.
flush	Removes all entries from the FIFO, after which used returns 0

# METHODS

#### new

The *name* and *parent* are the normal uvm\_component constructor arguments. The *parent* should be null if the uvm\_tlm\_fifo is going to be used in a statically elaborated construct (e.g., a module). The *size* indicates the maximum size of the FIFO; a value of zero indicates no upper bound.

#### size

virtual function int size()
-----------------------------

Returns the capacity of the FIFO-- that is, the number of entries the FIFO is capable of holding. A return value of 0 indicates the FIFO capacity has no limit.

#### used

```
virtual function int used()
```

Returns the number of entries put into the FIFO.

#### is\_empty

virtual function bit is\_empty()

Returns 1 when there are no entries in the FIFO, 0 otherwise.

#### is\_full

Returns 1 when the number of entries in the FIFO is equal to its size, 0 otherwise.

## flush

```
virtual function void flush()
```

Removes all entries from the FIFO, after which used returns 0 and is\_empty returns 1.

# uvm\_tlm\_analysis\_fifo

An analysis\_fifo is a uvm\_tlm\_fifo with an unbounded size and a write interface. It can be used any place a uvm\_analysis\_imp is used. Typical usage is as a buffer between an uvm\_analysis\_port in an initiator component and TLM1 target component.

## Summary

uvm_tlm_analysis_fifo
An analysis_fifo is a uvm_tlm_fifo with an unbounded size and a write interface.
CLASS HIERARCHY
uvm_tlm_fifo#(T)
uvm_tlm_analysis_fifo
CLASS DECLARATION
<pre>class uvm_tlm_analysis_fifo #(     type T = int ) extends uvm_tlm_fifo #(T)</pre>
Ports         analysis_export       The analysis_export provides the write method to all connected analysis ports and parent exports:
Mетнорs new This is the standard uvm_component constructor.

# Ports

## analysis\_export #(T)

The analysis\_export provides the write method to all connected analysis ports and parent exports:

function void write (T t)

Access via ports bound to this export is the normal mechanism for writing to an analysis FIFO. See write method of  $uvm_tlm_if_base \#(T1,T2)$  for more information.

# METHODS

#### new

This is the standard uvm\_component constructor. *name* is the local name of this

component. The *parent* should be left unspecified when this component is instantiated in statically elaborated constructs and must be specified when this component is a child of another UVM component.

# uvm\_tlm\_fifo\_base #(T)

This class is the base for  $\langle uvm\_tlm\_fifo \#(T) \rangle$ . It defines the TLM exports through which all transaction-based FIFO operations occur. It also defines default implementations for each inteface method provided by these exports.

The interface methods provided by the put\_export and the get\_peek\_export are defined and described by  $uvm_tlm_if_base \#(T1,T2)$ . See the TLM Overview section for a general discussion of TLM interface definition and usage.

Parameter type

T The type of transactions to be stored by this FIFO.

#### Summary

uvm_tlm_fifo_l	base #(T)		
This class is the base f	for <uvm_tlm_fifo #(t)="">.</uvm_tlm_fifo>		
CLASS HIERARCHY			
uvm_void			
uvm_object			
uvm_report_ob	ject		
uvm_componer	nt		
uvm_tlm_fifo	_base#(T)		
type T = ) extends uvm Ports			
Ports put_export	The <i>put_export</i> provides both the blocking and non-		
get_peek_export	<ul> <li>blocking put interface methods to any attached port:</li> <li>The <i>get_peek_export</i> provides all the blocking and non- blocking get and peek interface methods:</li> </ul>		
put_ap	Transactions passed via <i>put</i> or <i>try_put</i> (via any port connected to the <b>put_export</b> ) are sent out this port via its <i>write</i> method.		
and an			
get_ap	Transactions passed via get, try_get, peek, or try_peek (via any port connected to the get_peek_export) are sent out this port via its <i>write</i> method.		
get_ap Метнооs	Transactions passed via get, try_get, peek, or try_peek (via any port connected to the get_peek_export) are sent		

## Ports

#### put\_export

The *put\_export* provides both the blocking and non-blocking put interface methods to

```
task put (input T t)
function bit can_put ()
function bit try_put (input T t)
```

Any *put* port variant can connect and send transactions to the FIFO via this export, provided the transaction types match. See  $uvm_tlm_if_base \#(T1,T2)$  for more information on each of the above interface methods.

#### get\_peek\_export

The *get\_peek\_export* provides all the blocking and non-blocking get and peek interface methods:

```
task get (output T t)
function bit can_get ()
function bit try_get (output T t)
task peek (output T t)
function bit can_peek ()
function bit try_peek (output T t)
```

Any *get* or *peek* port variant can connect to and retrieve transactions from the FIFO via this export, provided the transaction types match. See  $uvm_tlm_if_base \#(T1,T2)$  for more information on each of the above interface methods.

#### put\_ap

Transactions passed via *put* or *try\_put* (via any port connected to the *put\_export*) are sent out this port via its *write* method.

```
function void write (T t)
```

All connected analysis exports and imps will receive put transactions. See  $uvm_tlm_if_base \#(T1,T2)$  for more information on the *write* interface method.

#### get\_ap

Transactions passed via *get*, *try\_get*, *peek*, or *try\_peek* (via any port connected to the get\_peek\_export) are sent out this port via its *write* method.

function void write (T t)

All connected analysis exports and imps will receive get transactions. See  $uvm_tlm_if_base \#(T1,T2)$  for more information on the *write* method.

# METHODS

#### new

function	new(string	name,	
	uvm_compone	ent parent	= null)

The *name* and *parent* are the normal uvm\_component constructor arguments. The *parent* should be null if the uvm\_tlm\_fifo is going to be used in a statically elaborated construct (e.g., a module). The *size* indicates the maximum size of the FIFO. A value of zero indicates no upper bound.

# **TLM Channel Classes**

This section defines built-in TLM channel classes.

## Contents

TLM Channel Classes	This section defines built-in TLM channel classes.
uvm_tlm_req_rsp_channel #(REQ,RSP)	The uvm_tlm_req_rsp_channel contains a request FIFO of type <i>REQ</i> and a response FIFO of type <i>RSP</i> .
uvm_tlm_transport_channel #(REQ,RSP)	A uvm_tlm_transport_channel is a uvm_tlm_req_rsp_channel #(REQ,RSP) that implements the transport interface.

# uvm\_tlm\_req\_rsp\_channel #(REQ,RSP)


The uvm\_tlm\_req\_rsp\_channel contains a request FIFO of type *REQ* and a response FIFO of type *RSP*. These FIFOs can be of any size. This channel is particularly useful for dealing with pipelined protocols where the request and response are not tightly coupled.

#### **Type parameters**

REQ	Type of the request transactions conveyed by this channel.
-----	--

*RSP* Type of the reponse transactions conveyed by this channel.

#### Summary



get_peek_request_export	The get_peek_export provides all the blocking and non-blocking get and peek interface methods to the response FIFO:
put_response_export	The put_export provides both the blocking and non-blocking put interface methods to the response FIFO:
request_ap	Transactions passed via <i>put</i> or <i>try_put</i> (via any port connected to the put_request_export) are sent out this port via its write method.
response_ap	Transactions passed via <i>put</i> or <i>try_put</i> (via any port connected to the put_response_export) are sent out this port via its write method.
master_export	Exports a single interface that allows a master to put requests and get or peek responses.
slave_export	Exports a single interface that allows a slave to get or peek requests and to put responses.
Methods	
new	The <i>name</i> and <i>parent</i> are the standard uvm_component constructor arguments.

#### Ports

#### put\_request\_export

The put\_export provides both the blocking and non-blocking put interface methods to the request FIFO:

```
task put (input T t);
function bit can_put ();
function bit try_put (input T t);
```

Any put port variant can connect and send transactions to the request FIFO via this export, provided the transaction types match.

#### get\_peek\_response\_export

The get\_peek\_response\_export provides all the blocking and non-blocking get and peek interface methods to the response FIFO:

```
task get (output T t);
function bit can_get ();
function bit try_get (output T t);
task peek (output T t);
function bit can_peek ();
function bit try_peek (output T t);
```

Any get or peek port variant can connect to and retrieve transactions from the response FIFO via this export, provided the transaction types match.

#### get\_peek\_request\_export

The get\_peek\_export provides all the blocking and non-blocking get and peek interface

```
task get (output T t);
function bit can_get ();
function bit try_get (output T t);
task peek (output T t);
function bit can_peek ();
function bit try_peek (output T t);
```

Any get or peek port variant can connect to and retrieve transactions from the response FIFO via this export, provided the transaction types match.

#### put\_response\_export

The put\_export provides both the blocking and non-blocking put interface methods to the response FIFO:

```
task put (input T t);
function bit can_put ();
function bit try_put (input T t);
```

Any put port variant can connect and send transactions to the response FIFO via this export, provided the transaction types match.

#### request\_ap

Transactions passed via *put* or *try\_put* (via any port connected to the put\_request\_export) are sent out this port via its write method.

```
function void write (T t);
```

All connected analysis exports and imps will receive these transactions.

#### response\_ap

Transactions passed via *put* or *try\_put* (via any port connected to the put\_response\_export) are sent out this port via its write method.

```
function void write (T t);
```

All connected analysis exports and imps will receive these transactions.

#### master\_export

Exports a single interface that allows a master to put requests and get or peek responses. It is a combination of the put\_request\_export and get\_peek\_response\_export.

#### slave\_export

Exports a single interface that allows a slave to get or peek requests and to put responses. It is a combination of the get\_peek\_request\_export and put\_response\_export.

# METHODS

#### new


function new	(string	name,			
	uvm_component			null,	
	int	request_fifo_size			
	int	response_fifo_size	=	1	)

The *name* and *parent* are the standard uvm\_component constructor arguments. The *parent* must be null if this component is defined within a static component such as a module, program block, or interface. The last two arguments specify the request and response FIFO sizes, which have default values of 1.

# uvm\_tlm\_transport\_channel #(REQ,RSP)

A uvm\_tlm\_transport\_channel is a uvm\_tlm\_req\_rsp\_channel #(REQ,RSP) that implements the transport interface. It is useful when modeling a non-pipelined bus at the transaction level. Because the requests and responses have a tightly coupled oneto-one relationship, the request and response FIFO sizes are both set to one.

#### Summary



transport_export	The put_export provides both the blocking and non- blocking transport interface methods to the response FIFO:
Methods	
new	The <i>name</i> and <i>parent</i> are the standard uvm_component constructor arguments.

# Ports

## transport\_export

The put\_export provides both the blocking and non-blocking transport interface methods to the response FIFO:

```
task transport(REQ request, output RSP response);
function bit nb_transport(REQ request, output RSP response);
```

Any transport port variant can connect to and send requests and retrieve responses via this export, provided the transaction types match. Upon return, the response argument carries the response to the request.

# **M**ETHODS

new						
funct	lon	new	(string uvm_component	name, parent	=	null)

The *name* and *parent* are the standard <u>uvm\_component</u> constructor arguments. The *parent* must be null if this component is defined within a statically elaborated construct such as a module, program block, or interface.

# **TLM2** Interfaces, Ports, Exports and Transport Interfaces Subset

Sockets group together all the necessary core interfaces for transportation and binding, allowing more generic usage models than just TLM core interfaces.

A socket is like a port or export; in fact it is derived from the same base class as ports and export, namely uvm\_port\_base #(IF). However, unlike a port or export a socket provides both a forward and backward path. Thus you can enable asynchronous (pipelined) bi-directional communication by connecting sockets together. To enable this, a socket contains both a port and an export. Components that initiate transactions are called initiators, and components that receive transactions sent by an initiator are called targets. Initiators have initiator sockets and targets have target sockets. Initiator sockets can connect to target sockets. You cannot connect initiator sockets to other initiator sockets and you cannot connect target sockets to target sockets.

#### The UVM TLM2 subset provides the following two transport interfaces

Blocking (b_transport)	completes the entire transaction within a single method call
Non-blocking (nb_transport)	describes the progress of a transaction using multiple nb_transport() method calls going back- and-forth between initiator and target

In general,any component might modify a transaction object during its lifetime (subject to the rules of the protocol). Significant timing points during the lifetime of a transaction (for example: start-ofresponse- phase) are indicated by calling nb\_transport() in either forward or backward direction, the specific timing point being given by the phase argument. Protocol-specific rules for reading or writing the attributes of a transaction can be expressed relative to the phase. The phase can be used for flow control, and for that reason might have a different value at each hop taken by a transaction; the phase is not an attribute of the transaction object.

A call to nb\_transport() always represents a phase transition. However, the return from nb\_transport() might or might not do so, the choice being indicated by the value returned from the function (UVM\_TLM\_ACCEPTED versus UVM\_TLM\_UPDATED). Generally, you indicate the completion of a transaction over a particular hop using the value of the phase argument. As a shortcut, a target might indicate the completion of the transaction by returning a special value of UVM\_TLM\_COMPLETED. However, this is an option, not a necessity.

The transaction object itself does not contain any timing information by design. Or even events and status information concerning the API. You can pass the delays as arguments to b\_transport()/ nb\_transport() and push the actual realization of any delay in the simulator kernel downstream and defer (for simulation speed).

#### **Use Models**

Since sockets are derived from uvm\_port\_base #(IF) they are created and connected in the same way as port, and exports. Create them in the build phase and connect them in the connect phase by calling connect(). Initiator and target termination sockets are on the ends of any connection. There can be an arbitrary number of passthrough sockets in the path between initator and target. Some socket types must be bound to imps implementations of the transport tasks and functions. Blocking terminator sockets must be bound to an implementation of b\_transport(), for example. Nonblocking initiator sockets must be bound to an implementation of nb\_transport\_bw() and nonblocking target sockets must be bound to an implementation of nb\_transport\_fw(). Typically, the task or function is implemented in the component in which the socket is instantiated and the component type and instance are provided to complete the binding.

Consider for example a consumer component with a blocking target socket.

#### Example

```
class consumer extends uvm_component;
   tlm2_b_target_socket #(consumer, trans) target_socket;
   function new(string name, uvm_component parent);
    super.new(name, parent);
   endfunction
   function void build();
    target_socket = new("target_socket", this, this);
   endfunction
   task b_transport(trans t, uvm_tlm_time delay);
    #5;
    uvm_report_info("consumer", t.convert2string());
   endtask
endclass
```

The interface task b\_transport() is implemented in the consumer component. The consumer component type is used in the declaration of the target socket. This informs the socket object the type of the object that contains the interface task, in this case b\_transport(). When the socket is instantiated "this" is passed in twice, once as the parent just like any other component instantiation and again to identify the object that holds the implementation of b\_transport(). Finally, in order to complete the binding, an implementation of b\_transport() must be present in the consumer component. Any component that has either a blocking termination socket, a nonblocking initiator socket, or a nonblocking termination socket must provide implementations of the relevant components that have these kinds of sockets. Components with passthrough sockets do not need to provide implementations of any sort. Of course, they must ultimately be connected to sockets that do that the necessary implementations.

#### In summary

Call to b_transport()	start-of-life of transaction
Return from b_transport()	end-of-life of transaction
Phase argument to nb_transport()	timing point within lifetime of transaction
Return value of nb_transport()	whether return path is being used (also shortcut to final phase)
Response status within transaction object	protocol-specific status, success/failure of transaction

On top of this, TLM-2.0 defines a generic payload and base protocol to enhance interoperability for models with a memory-mapped bus interface.

It is possible to use the interfaces described above with user-defined transaction types and protocols for the sake of interoperability. However, TLM-2.0 strongly recommends either using the base protocol off-the-shelf or creating models of specific protocols on top of the base protocol.

## Summary

#### **TLM2 Interfaces, Ports, Exports and Transport Interfaces Subset**

Sockets group together all the necessary core interfaces for transportation and binding, allowing more generic usage models than just TLM core interfaces.

# **TLM Generic Payload & Extensions**

The Generic Payload transaction represents a generic bus read/write access. It is used as the default transaction in TLM2 blocking and nonblocking transport interfaces.

## Contents

TLM Generic Payload & Extensions	The Generic Payload transaction represents a generic bus read/write access.
GLOBALS	Defines, Constants, enums.
uvm_tlm_command_e	Command atribute type definition
uvm_tlm_response_status_e	Respone status attribute type definition
GENERIC PAYLOAD	
uvm_tlm_generic_payload	This class provides a transaction definition commonly used in memory-mapped bus-based systems.
uvm_tlm_gp	This typedef provides a short, more convenient name for the uvm_tlm_generic_payload type.
uvm_tlm_extension_base	The class uvm_tlm_extension_base is the non- parameterized base class for all generic payload extensions.
uvm_tlm_extension	TLM extension class.

# GLOBALS

Defines, Constants, enums.

## uvm\_tlm\_command\_e

Command atribute type definition	
UVM_TLM_READ_COMMAND	Bus read operation
UVM_TLM_WRITE_COMMAND	Bus write operation
UVM_TLM_IGNORE_COMMAND	No bus operation.

#### uvm\_tlm\_response\_status\_e

Respone status attribute type definition	
UVM_TLM_OK_RESPONSE	Bus operation completed succesfully
UVM_TLM_INCOMPLETE_RESPONSE	Transaction was not delivered to target
UVM_TLM_GENERIC_ERROR_RESPONSE	Bus operation had an error
UVM_TLM_ADDRESS_ERROR_RESPONSE	Invalid address specified
UVM_TLM_COMMAND_ERROR_RESPONSE	Invalid command specified
UVM_TLM_BURST_ERROR_RESPONSE	Invalid burst specified
UVM_TLM_BYTE_ENABLE_ERROR_RESPONSE	Invalid byte enabling specified

# uvm\_tlm\_generic\_payload

This class provides a transaction definition commonly used in memory-mapped bus-based systems. It's intended to be a general purpose transaction class that lends itself to many applications. The class is derived from uvm\_sequence\_item which enables it to be generated in sequences and transported to drivers through sequencers.

# Summary

uvm_tlm_generic_ This class provides a transa bus-based systems.	<b>_payload</b> action definition commonly used in memory-mapped
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_transaction	
	n
uvm_tlm_generic	
CLASS DECLARATION	
	neric_payload extends uvm_sequence_item
m_address	Address for the bus operation.
m_command m data	Bus operation type. Data read or to be written.
m_length	The number of bytes to be copied to or from the m_data array, inclusive of any bytes disabled by the m_byte_enable attribute.
m_response_status	Status of the bus operation.
m_dmi	DMI mode is not yet supported in the UVM TLM2 subset.
m_byte_enable	Indicates valid m_data array elements.
m_byte_enable_length	The number of elements in the m_byte_enable array.
m_streaming_width	Number of bytes transferred on each beat.
new	Create a new instance of the generic payload.
convert2string	Convert the contents of the class to a string suitable for printing.
ACCESSORS	The accessor functions let you set and get each of the members of the generic payload.
get_command	Get the value of the m_command variable
set_command	Set the value of the m_command variable
is_read	Returns true if the current value of the m_command variable is UVM_TLM_READ_COMMAND.
set_read	Set the current value of the m_command variable to UVM_TLM_READ_COMMAND.
is_write	Returns true if the current value of the m_command variable is UVM_TLM_WRITE_COMMAND.
set_write	Set the current value of the m_command variable

	to UVM TLM WRITE COMMAND.
set_address	Set the value of the m_address variable
get_address	Get the value of the m_address variable
get_data	Return the value of the m_data array
set_data	Set the value of the m_data array
get_data_length	Return the current size of the m_data array
set_data_length	Set the value of the m_length
get_streaming_width	Get the value of the m_streaming_width array
set_streaming_width	Set the value of the m_streaming_width array
get_byte_enable	Return the value of the m_byte_enable array
set_byte_enable	Set the value of the m_byte_enable array
get_byte_enable_length	Return the current size of the m_byte_enable array
set_byte_enable_length	Set the size m_byte_enable_length of the m_byte_enable array i.e m_byte_enable.size()
set_dmi_allowed	DMI hint.
is_dmi_allowed	DMI hint.
get_response_status	Return the current value of the
	m_response_status variable
set_response_status	Set the current value of the m_response_status variable
is_response_ok	Return TRUE if the current value of the
	m_response_status variable is
	UVM_TLM_OK_RESPONSE
is_response_error	Return TRUE if the current value of the
	m_response_status variable is not
	UVM_TLM_OK_RESPONSE
get_response_string	Return the current value of the
	m_response_status variable as a string
EXTENSIONS MECHANISM	
set extension	Add an instance-specific extension.
get_num_extensions	Return the current number of instance specific
	extensions.
get_extension	Return the instance specific extension bound under the specified key.
clear_extension	Remove the instance-specific extension bound under the specified key.
clear_extensions	Remove all instance-specific extensions

#### m\_address

rand bit [63:0] m\_address

Address for the bus operation. Should be set or read using the set\_address and get\_address methods. The variable should be used only when constraining.

For a read command or a write command, the target shall interpret the current value of the address attribute as the start address in the system memory map of the contiguous block of data being read or written. The address associated with any given byte in the data array is dependent upon the address attribute, the array index, the streaming width attribute, the endianness and the width of the physical bus.

If the target is unable to execute the transaction with the given address attribute (because the address is out-of-range, for example) it shall generate a standard error response. The recommended response status is *UVM\_TLM\_ADDRESS\_ERROR\_RESPONSE*.

#### m\_command

```
rand uvm_tlm_command_e m_command
```

Bus operation type. Should be set using the set\_command, set\_read or set\_write

methods and read using the get\_command, is\_read or is\_write methods. The variable should be used only when constraining.

If the target is unable to execute a read or write command, it shall generate a standard error response. The recommended response status is UVM\_TLM\_COMMAND\_ERROR\_RESPONSE.

On receipt of a generic payload transaction with the command attribute equal to UVM\_TLM\_IGNORE\_COMMAND, the target shall not execute a write command or a read command not modify any data. The target may, however, use the value of any attribute in the generic payload, including any extensions.

The command attribute shall be set by the initiator, and shall not be overwritten by any interconnect

## m\_data

```
rand byte unsigned m_data[]
```

Data read or to be written. Should be set and read using the set\_data or get\_data methods The variable should be used only when constraining.

For a read command or a write command, the target shall copy data to or from the data array, respectively, honoring the semantics of the remaining attributes of the generic payload.

For a write command or UVM\_TLM\_IGNORE\_COMMAND, the contents of the data array shall be set by the initiator, and shall not be overwritten by any interconnect component or target. For a read command, the contents of the data array shall be overwritten by the target (honoring the semantics of the byte enable) but by no other component.

Unlike the OSCI TLM-2.0 LRM, there is no requirement on the endiannes of multi-byte data in the generic payload to match the host endianness. Unlike C++, it is not possible in SystemVerilog to cast an arbitrary data type as an array of bytes. Therefore, matching the host endianness is not necessary. In constrast, arbitrary data types may be converted to and from a byte array using the streaming operator and uvm\_object objects may be further converted using the uvm\_object::pack\_bytes() and uvm\_object::unpack\_bytes() methods. All that is required is that a consistent mechanism is used to fill the payload data array and later extract data from it.

Should a generic payload be transfered to/from a systemC model, it will be necessary for any multi-byte data in that generic payload to use/be interpreted using the host endianness. However, this process is currently outside the scope of this standard.

## m\_length

```
rand int unsigned m_length
```

The number of bytes to be copied to or from the  $m_{data}$  array, inclusive of any bytes disabled by the  $m_{byte}$  enable attribute.

The data length attribute shall be set by the initiator, and shall not be overwritten by any interconnect component or target.

The data length attribute shall not be set to 0. In order to transfer zero bytes, the m\_command attribute should be set to UVM\_TLM\_IGNORE\_COMMAND.

#### m\_response\_status

rand uvm\_tlm\_response\_status\_e m\_response\_status

Status of the bus operation. Should be set using the set\_response\_status method and read using the get\_response\_status, get\_response\_string, is\_response\_ok or is\_response\_error methods. The variable should be used only when constraining.

The response status attribute shall be set to UVM\_TLM\_INCOMPLETE\_RESPONSE by the initiator, and may be overwritten by the target. The response status attribute should not be overwritten by any interconnect component, because the default value UVM\_TLM\_INCOMPLETE\_RESPONSE indicates that the transaction was not delivered to the target.

The target may set the response status attribute to UVM\_TLM\_OK\_RESPONSE to indicate that it was able to execute the command successfully, or to one of the five error responses to indicate an error. The target should choose the appropriate error response depending on the cause of the error. If a target detects an error but is unable to select a specific error response, it may set the response status to UVM\_TLM\_GENERIC ERROR\_RESPONSE.

The target shall be responsible for setting the response status attribute at the appropriate point in the lifetime of the transaction. In the case of the blocking transport interface, this means before returning control from b\_transport. In the case of the non-blocking transport interface and the base protocol, this means before sending the BEGIN\_RESP phase or returning a value of UVM\_TLM\_COMPLETED.

It is recommended that the initiator should always check the response status attribute on receiving a transition to the BEGIN\_RESP phase or after the completion of the transaction. An initiator may choose to ignore the response status if it is known in advance that the value will be UVM\_TLM\_OK\_RESPONSE, perhaps because it is known in advance that the initiator is only connected to targets that always return UVM\_TLM\_OK\_RESPONSE, but in general this will not be the case. In other words, the initiator ignores the response status at its own risk.

#### m\_dmi

rand bit m dmi

DMI mode is not yet supported in the UVM TLM2 subset. This variable is provided for completeness and interoperability with SystemC.

#### m\_byte\_enable

rand	byte	unsigned	m_byte_	_enable[]
------	------	----------	---------	-----------

Indicates valid m\_data array elements. Should be set and read using the set\_byte\_enable or get\_byte\_enable methods The variable should be used only when constraining.

The elements in the byte enable array shall be interpreted as follows. A value of 0 shall indicate that that corresponding byte is disabled, and a value of 1 shall indicate that the corresponding byte is enabled.

Byte enables may be used to create burst transfers where the address increment between each beat is greater than the number of significant bytes transferred on each beat, or to place words in selected byte lanes of a bus. At a more abstract level, byte enables may be used to create "lacy bursts" where the data array of the generic payload has an arbitrary pattern of holes punched in it.

The byte enable mask may be defined by a small pattern applied repeatedly or by a large pattern covering the whole data array. The byte enable array may be empty, in which case byte enables shall not be used for the current transaction.

The byte enable array shall be set by the initiator and shall not be overwritten by any interconnect component or target.

If the byte enable pointer is non-null, the target shall either implement the semantics of the byte enable as defined below or shall generate a standard error response. The recommended response status is UVM\_TLM\_BYTE\_ENABLE\_ERROR\_RESPONSE.

In the case of a write command, any interconnect component or target should ignore the values of any disabled bytes in the  $m_{data}$  array. In the case of a read command, any interconnect component or target should not modify the values of disabled bytes in the  $m_{data}$  array.

## m\_byte\_enable\_length

rand int unsigned m\_byte\_enable\_length

The number of elements in the m\_byte\_enable array.

It shall be set by the initiator, and shall not be overwritten by any interconnect component or target.

#### m\_streaming\_width

```
rand int unsigned m_streaming_width
```

Number of bytes transferred on each beat. Should be set and read using the set\_streaming\_width or get\_streaming\_width methods The variable should be used only when constraining.

Streaming affects the way a component should interpret the data array. A stream consists of a sequence of data transfers occurring on successive notional beats, each beat having the same start address as given by the generic payload address attribute. The streaming width attribute shall determine the width of the stream, that is, the number of bytes transferred on each beat. In other words, streaming affects the local address associated with each byte in the data array. In all other respects, the organisation of the data array is unaffected by streaming.

The bytes within the data array have a corresponding sequence of local addresses within the component accessing the generic payload transaction. The lowest address is given by the value of the address attribute. The highest address is given by the formula address\_attribute + streaming\_width - 1. The address to or from which each byte is being copied in the target shall be set to the value of the address attribute at the start of each beat.

With respect to the interpretation of the data array, a single transaction with a streaming width shall be functionally equivalent to a sequence of transactions each having the same address as the original transaction, each having a data length attribute equal to the streaming width of the original, and each with a data array that is a different subset of the original data array on each beat. This subset effectively steps down the original data array maintaining the sequence of bytes.

A streaming width of 0 indicates that a streaming transfer is not required. it is equivalent to a streaming width value greater than or equal to the size of the  $m_{data}$  array.

Streaming may be used in conjunction with byte enables, in which case the streaming width would typically be equal to the byte enable length. It would also make sense to have the streaming width a multiple of the byte enable length. Having the byte enable length a multiple of the streaming width would imply that different bytes were enabled on each beat.

If the target is unable to execute the transaction with the given streaming width, it shall generate a standard error response. The recommended response status is TLM\_BURST\_ERROR\_RESPONSE.

### new

function new(string name = "")

Create a new instance of the generic payload. Initialize all the members to their default values.

### convert2string

function string convert2string()

Convert the contents of the class to a string suitable for printing.

### ACCESSORS

The accessor functions let you set and get each of the members of the generic payload. All of the accessor methods are virtual. This implies a slightly different use model for the generic payload than in SsytemC. The way the generic payload is defined in SystemC does not encourage you to create new transaction types derived from uvm\_tlm\_generic\_payload. Instead, you would use the extensions mechanism. Thus in SystemC none of the accessors are virtual.

### get\_command

virtual function uvm\_tlm\_command\_e get\_command()

Get the value of the m\_command variable

# set\_command

virtual function void set\_command(uvm\_tlm\_command\_e command)

Set the value of the m\_command variable

# is\_read

virtual function bit is\_read()

Returns true if the current value of the m\_command variable is UVM\_TLM\_READ\_COMMAND.

# set\_read

virtual function void set\_read()

Set the current value of the m\_command variable to UVM\_TLM\_READ\_COMMAND.

### is\_write

virtual function bit is\_write()

Returns true if the current value of the m\_command variable is UVM\_TLM\_WRITE\_COMMAND.

### set\_write

```
virtual function void set_write()
```

Set the current value of the m\_command variable to UVM\_TLM\_WRITE\_COMMAND.

# set\_address

virtual function void set\_address(bit [63:0] addr)

Set the value of the m\_address variable

# get\_address

virtual function bit [63:0] get\_address()

Get the value of the m\_address variable

### get\_data

virtual function void get\_data (output byte unsigned p [])

Return the value of the m\_data array

### set\_data

virtual function void set\_data(ref byte unsigned p [])

Set the value of the m\_data array

# get\_data\_length

virtual function int unsigned get\_data\_length()

Return the current size of the  $m_{data}$  array

UVM 1.0 Class Reference

### set\_data\_length

virtual function void set\_data\_length(int unsigned length)

Set the value of the m\_length

# get\_streaming\_width

virtual function int unsigned get\_streaming\_width()

Get the value of the m\_streaming\_width array

# set\_streaming\_width

virtual function void set\_streaming\_width(int unsigned width)

Set the value of the m\_streaming\_width array

# get\_byte\_enable

virtual function void get\_byte\_enable(output byte unsigned p[])

Return the value of the m\_byte\_enable array

### set\_byte\_enable

virtual function void set\_byte\_enable(ref byte unsigned p[])

Set the value of the m\_byte\_enable array

# get\_byte\_enable\_length

virtual function int unsigned get\_byte\_enable\_length()

Return the current size of the m\_byte\_enable array

### set\_byte\_enable\_length

virtual function void set\_byte\_enable\_length(int unsigned length)

Set the size m\_byte\_enable\_length of the m\_byte\_enable array i.e m\_byte\_enable.size()

# set\_dmi\_allowed

virtual function void set\_dmi\_allowed(bit dmi)

DMI hint. Set the internal flag m\_dmi to allow dmi access

### is\_dmi\_allowed

virtual function bit is\_dmi\_allowed()

DMI hint. Query the internal flag m\_dmi if allowed dmi access

### get\_response\_status

virtual function uvm\_tlm\_response\_status\_e get\_response\_status()

Return the current value of the m\_response\_status variable

### set\_response\_status

virtual function void set\_response\_status(uvm\_tlm\_response\_status\_e status)

Set the current value of the m\_response\_status variable

### is\_response\_ok

virtual function bit is\_response\_ok()

Return TRUE if the current value of the m\_response\_status variable is UVM\_TLM\_OK\_RESPONSE

### is\_response\_error

virtual function bit is\_response\_error()

Return TRUE if the current value of the m\_response\_status variable is not UVM\_TLM\_OK\_RESPONSE

### get\_response\_string

virtual function string get\_response\_string()

Return the current value of the m\_response\_status variable as a string

# **EXTENSIONS MECHANISM**

### set\_extension

function uvm\_tlm\_extension\_base set\_extension(uvm\_tlm\_extension\_base ext)

Add an instance-specific extension. The specified extension is bound to the generic payload by ts type handle.

# get\_num\_extensions

function int get\_num\_extensions()

Return the current number of instance specific extensions.

### get\_extension

function uvm\_tlm\_extension\_base get\_extension(uvm\_tlm\_extension\_base ext\_hand

Return the instance specific extension bound under the specified key. If no extension is bound under that key, *null* is returned.

### clear\_extension

function void clear\_extension(uvm\_tlm\_extension\_base ext\_handle)

Remove the instance-specific extension bound under the specified key.

### clear\_extensions


```
function void clear_extensions()
```

Remove all instance-specific extensions

# uvm\_tlm\_gp

This typedef provides a short, more convenient name for the uvm\_tlm\_generic\_payload type.

### Summary



# uvm\_tlm\_extension\_base

The class uvm\_tlm\_extension\_base is the non-parameterized base class for all generic payload extensions. It includes the utility do\_copy() and create(). The pure virtual

function get\_type\_handle() allows you to get a unique handles that represents the derived type. This is implemented in derived classes.

This class is never used directly by users. The uvm\_tlm\_extension class is used instead.

# Summary

e class uvm_tlm_extensioneric payload extensions.	on_base is the non-parameterized base class for all
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_tlm_extensio	on base
CLASS DECLARATION	
virtual class uvm	
virtual class uvm	
virtual class uvm Петнодs new	

# **M**ETHODS

### new

function new(string name = "")

# get\_type\_handle

pure virtual function uvm\_tlm\_extension\_base get\_type\_handle()

An interface to polymorphically retrieve a handle that uniquely identifies the type of the sub-class

# get\_type\_handle\_name

pure virtual function string get\_type\_handle\_name()

An interface to polymorphically retrieve the name that uniquely identifies the type of the sub-class

### create

# uvm\_tlm\_extension


TLM extension class. The class is parameterized with arbitrary type which represents the type of the extension. An instance of the generic payload can contain one extension object of each type; it cannot contain two instances of the same extension type.

The extension type can be identified using the ID() method.

To implement a generic payload extension, simply derive a new class from this class and specify the name of the derived class as the extension parameter.

```
class my_ID extends uvm_tlm_extension#(my_ID);
int ID;
`uvm_object_utils_begin(my_ID)
 `uvm_field_int(ID, UVM_ALL_ON)
`uvm_object_utils_end
function new(string name = "my_ID");
 super.new(name);
endfunction
endclass
```

### Summary



# METHODS

### new

function new(string name = "")

creates a new extension object.

# ID()

static function this\_type ID()

Return the unique ID of this TLM extension type. This method is used to identify the type of the extension to retrieve from a uvm\_tlm\_generic\_payload instance, using the uvm\_tlm\_generic\_payload::get\_extension() method.

# Summary

tlm interfaces	
GLOBALS	Global macro's & enums
uvm_tlm_phase_e	Nonblocking transport synchronization state values between an initiator and a target.
uvm_tlm_sync_e	Pre-defined phase state values for the nonblocking transport Base Protocol between an initiator and a target.
`UVM_TLM_TASK_ERROR	Defines Not-Yet-Implemented TLM tasks
`UVM_TLM_FUNCTION_ERROR	Defines Not-Yet-Implemented TLM functions
TLM IF CLASS	Base class type to define the transport functions.

# GLOBALS

Global macro's & enums

# uvm\_tlm\_phase\_e

Nonblocking transport synchronization state values between an initiator and a target.

Defaults for constructor
Beginning of request phase
End of request phase
Begining of response phase
End of response phase

### uvm\_tlm\_sync\_e

Pre-defined phase state values for the nonblocking transport Base Protocol between an initiator and a target.

UVM_TLM_ACCEPTED	Transaction has been accepted
UVM_TLM_UPDATED	Transaction has been modified
UVM_TLM_COMPLETED	Execution of transaction is complete

# **`UVM\_TLM\_TASK\_ERROR**

Defines Not-Yet-Implemented TLM tasks

# **`UVM\_TLM\_FUNCTION\_ERROR**

# TLM IF CLASS

Base class type to define the transport functions.

# uvm\_tlm\_if

Base class type to define the transport functions.

- nb\_transport\_fw
- nb\_transport\_bw
- b\_transport

# Summary

uvm_tlm_if	F
Base class type t	to define the transport functions.
CLASS DECLARATION	ON
class uv	<pre>m_tlm_if #(type T = uvm_tlm_generic_payload,</pre>
TLM TRANSPORT	Each of the interface methods take a handle to the
METHODS	transaction to be transported and a reference argument for the delay.
METHODS nb_transport_	for the delay.
	for the delay. _fw Forward path call.

### **TLM TRANSPORT METHODS**

Each of the interface methods take a handle to the transaction to be transported and a reference argument for the delay. In addition, the nonblocking interfaces take a reference argument for the phase.

# nb\_transport\_fw

virtual function uvm_tlm_sync_e nb_transport_fw( T t,	
ref P p, input uvm tlm time delay	)

Forward path call. The first call to this method for a transaction marks the initial timing point. Every call to this method may mark a timing point in the execution of the transaction. The timing annotation argument allows the timing points to be offset from the simulation times at which the forward path is used. The final timing point of a transaction may be marked by a call to nb\_transport\_bw or a return from this or subsequent call to nb\_transport\_fw.

See TLM2 Interfaces, Ports, Exports and Transport Interfaces Subset for more details on

the semantics and rules of the nonblocking transport interface.

# nb\_transport\_bw

Implementation of the backward path. This function MUST be implemented in the INITIATOR component class.

Every call to this method may mark a timing point, including the final timing point, in the execution of the transaction. The timing annotation argument allows the timing point to be offset from the simulation times at which the backward path is used. The final timing point of a transaction may be marked by a call to nb\_transport\_fw or a return from this or subsequent call to nb\_transport\_bw.

See TLM2 Interfaces, Ports, Exports and Transport Interfaces Subset for more details on the semantics and rules of the nonblocking transport interface.

### Example

class master extends uvm\_component;

uvm\_tlm\_nb\_initiator\_socket #(trans, uvm\_tlm\_phase\_e, this\_t) initiator\_socket;

function void build\_phase(uvm\_phase phase);

initiator\_socket = new("initiator\_socket", this, this);

# **b\_transport**

Execute a blocking transaction. Once this method returns, the transaction is assumed to have been executed. Whether that execution is succesful or not must be indicated by the transaction itself.

The callee may modify or update the transaction object, subject to any constraints imposed by the transaction class. The initiator may re-use a transaction object from one

call to the next and across calls to b\_transport().

The call to b\_transport shall mark the first timing point of the transaction. The return from b\_transport shall mark the final timing point of the transaction. The timing annotation argument allows the timing points to be offset from the simulation times at which the task call and return are executed.

# **TLM Sockets**

Each uvm\_tlm\_\*\_socket class is derived from a corresponding uvm\_tlm\_\*\_socket\_base class. The base class contains most of the implementation of the class, The derived classes (in this file) contain the connection semantics.

Sockets come in several flavors: Each socket is either an initiator or a target, a passthrough or a terminator. Further, any particular socket implements either the blocking interfaces or the nonblocking interfaces. Terminator sockets are used on initiators and targets as well as interconnect components as shown in the figure above. Passthrough sockets are used to enable connections to cross hierarchical boundaries.

There are eight socket types: the cross of blocking and nonblocking, passthrough and termination, target and initiator

Sockets are specified based on what they are (IS-A) and what they contains (HAS-A). IS-A and HAS-A are types of object relationships. IS-A refers to the inheritance relationship and HAS-A refers to the ownership relationship. For example if you say D is a B that means that D is derived from base B. If you say object A HAS-A B that means that B is a member of A.

# Contents

TLM Sockets	Each uvm_tlm_*_socket class is derived from a corresponding uvm_tlm_*_socket_base class.
uvm_tlm_b_initiator_socket	IS-A forward port; has no backward path except via the payload contents
uvm_tlm_b_target_socket	IS-A forward imp; has no backward path except via the payload contents.
uvm_tlm_nb_initiator_socket	IS-A forward port; HAS-A backward imp
uvm_tlm_nb_target_socket	IS-A forward imp; HAS-A backward port
uvm_tlm_b_passthrough_initiator_socket	IS-A forward port;
uvm_tlm_b_passthrough_target_socket	IS-A forward export;
uvm_tlm_nb_passthrough_initiator_socket	IS-A forward port; HAS-A backward export
uvm_tlm_nb_passthrough_target_socket	IS-A forward export; HAS-A backward port

# uvm\_tlm\_b\_initiator\_socket

IS-A forward port; has no backward path except via the payload contents

# Summary

# uvm\_tlm\_b\_initiator\_socket

IS-A forward port; has no backward path except via the payload contents

### CLASS HIERARCHY

uvm\_tlm\_b\_initiator\_socket\_base#(T)

LASS DECLA	RATION
tyr	<pre>uvm_tlm_b_initiator_socket #(</pre>
TETHODS	
new	Construct a new instance of this socket
new	

### new

Construct a new instance of this socket

# Connect


Connect this socket to the specified uvm\_tlm\_b\_target\_socket

# uvm\_tlm\_b\_target\_socket

IS-A forward imp; has no backward path except via the payload contents.

The component instantiating this socket must implement a b\_transport() method with the following signature

```
task b_transport(T t, uvm_tlm_time delay);
```



METHODS	
new	Construct a new instance of this socket <i>imp</i> is a reference to the class implementing the b_transport() method.
Connect	Connect this socket to the specified uvm_tlm_b_initiator_socket

### new

```
function new (string name,
uvm_component parent,
IMP imp = null)
```

Construct a new instance of this socket *imp* is a reference to the class implementing the b\_transport() method. If not specified, it is assume to be the same as *parent*.

# Connect

Connect this socket to the specified uvm\_tlm\_b\_initiator\_socket

# uvm\_tlm\_nb\_initiator\_socket

IS-A forward port; HAS-A backward imp

The component instantiating this socket must implement a nb\_transport\_bw() method with the following signature

```
function uvm_tlm_sync_e nb_transport_bw(T t, ref P p, input uvm_tlm_time
delay);
```

new	Construct a new instance of this socket <i>imp</i> is a reference to the class implementing the nb_transport_bw() method.
Connect	Connect this socket to the specified <a href="https://www.tlm_nb_target_socket">www_tlm_nb_target_socket</a>

### new

```
function new(string name,
uvm_component parent,
IMP imp = null)
```

Construct a new instance of this socket *imp* is a reference to the class implementing the nb\_transport\_bw() method. If not specified, it is assume to be the same as *parent*.

# Connect

Connect this socket to the specified uvm\_tlm\_nb\_target\_socket

# uvm\_tlm\_nb\_target\_socket

IS-A forward imp; HAS-A backward port

The component instantiating this socket must implement a nb\_transport\_fw() method with the following signature

```
function uvm_tlm_sync_e nb_transport_fw(T t, ref P p, input uvm_tlm_time
delay);
```

uvm_tlm_nb_target_socket
IS-A forward imp; HAS-A backward port
CLASS HIERARCHY
uvm_tlm_nb_target_socket_base#(T,P)
uvm_tlm_nb_target_socket
CLASS DECLARATION
<pre>class uvm_tlm_nb_target_socket #(    type IMP = int,    type T = uvm_tlm_generic_payload,    type P = uvm_tlm_phase_e ) extends uvm_tlm_nb_target_socket_base #(T,P)</pre>
Метнодя
new Construct a new instance of this socket <i>imp</i> is a reference to the class implementing the nb transport fw() method.

### new

Construct a new instance of this socket *imp* is a reference to the class implementing the nb\_transport\_fw() method. If not specified, it is assume to be the same as *parent*.

# connect

function void connect(this\_type provider)

Connect this socket to the specified uvm\_tlm\_nb\_initiator\_socket


# uvm\_tlm\_b\_passthrough\_initiator\_socket

### IS-A forward port;

# Summary uvm\_tlm\_b\_passthrough\_initiator\_socket IS-A forward port; Lass Hierarchy uvm\_tlm\_b\_passthrough\_initiator\_socket\_base#(T) uvm\_tlm\_b\_passthrough\_initiator\_socket CLASS DecLARATION class uvm\_tlm\_b\_passthrough\_initiator\_socket #( type T = uvm\_tlm\_generic\_payload ) extends uvm\_tlm\_b\_passthrough\_initiator\_socket\_base #(T)

# uvm\_tlm\_b\_passthrough\_target\_socket


IS-A forward export;



# uvm\_tlm\_nb\_passthrough\_initiator\_socket

IS-A forward port; HAS-A backward export

# Summary



# uvm\_tlm\_nb\_passthrough\_target\_socket

IS-A forward export; HAS-A backward port



```
CLASS DECLARATION

class uvm_tlm_nb_passthrough_target_socket #(

    type T = uvm_tlm_generic_payload,

    type P = uvm_tlm_phase_e

) extends uvm_tlm_nb_passthrough_target_socket_base #(T,P)

METHODS
```

connect Connect this socket to the specified uvm\_tlm\_nb\_initiator\_socket

# **M**ETHODS

# connect

function void connect(this\_type provider)

Connect this socket to the specified uvm\_tlm\_nb\_initiator\_socket

The following defines TLM2 port classes.


# Contents

uvm_tlm_b_transport_portClass providing the blocking transport port, The port can be bound to one export.uvm_tlm_nb_transport_fw_portClass providing the non-blocking backward transport port.uvm_tlm_nb_transport_bw_portClass providing the non-blocking backward transport port.	TLM2 ports	The following defines TLM2 port classes.
transport port. uvm_tlm_nb_transport_bw_port Class providing the non-blocking backward	uvm_tlm_b_transport_port	
	uvm_tlm_nb_transport_fw_port	
	uvm_tlm_nb_transport_bw_port	Class providing the non-blocking backward transport port.

# uvm\_tlm\_b\_transport\_port

Class providing the blocking transport port, The port can be bound to one export. There is no backward path for the blocking transport.

# Summary



# uvm\_tlm\_nb\_transport\_fw\_port


Class providing the non-blocking backward transport port. Transactions received from the producer, on the forward path, are sent back to the producer on the backward path using this non-blocking transport port. The port can be bound to one export.

# Summary

# uvm\_tlm\_nb\_transport\_fw\_port

Class providing the non-blocking backward transport port.


**CLASS HIERARCHY** 



# uvm\_tlm\_nb\_transport\_bw\_port

Class providing the non-blocking backward transport port. Transactions received from the producer, on the forward path, are sent back to the producer on the backward path using this non-blocking transport port The port can be bound to one export.

# Summary



# **M**ETHODS

# new

# **TLM2 Export Classes**

This section defines the export classes for connecting TLM2 interfaces.


# Contents

TLM2 Export Classes	This section defines the export classes for connecting TLM2 interfaces.
uvm_tlm_b_transport_export	Blocking transport export class.
uvm_tlm_nb_transport_fw_export	Non-blocking forward transport export class
uvm_tlm_nb_transport_bw_export	Non-blocking backward transport export class

# uvm\_tlm\_b\_transport\_export

Blocking transport export class.

# Summary



# uvm\_tlm\_nb\_transport\_fw\_export

Non-blocking forward transport export class



### **CLASS DECLARATION**

```
class uvm_tlm_nb_transport_fw_export #(
   type T = uvm_tlm_generic_payload,
   type P = uvm_tlm_phase_e
) extends uvm_port_base #(uvm_tlm_if #(T,P))
```

# uvm\_tlm\_nb\_transport\_bw\_export

Non-blocking backward transport export class

# Summary

uvm_tlm_nb_transport_bw_export	
Non-blocking backward transport export class	
CLASS HIERARCHY	
uvm_port_base#(uvm_tlm_if#(T,P))	
where the set the second the second	
uvm_tlm_nb_transport_bw_export	
UVM_tIM_ND_transport_dw_export	

# **M**ETHODS

### new

# **TLM2** imps (interface implementations)

This section defines the implementation classes for connecting TLM2 interfaces.

TLM imps bind a TLM interface with the object that contains the interface implementation. In addition to the transaction type and the phase type, the imps are parameterized with the type of the object that will provide the implementation. Most often this will be the type of the component where the imp resides. The constructor of the imp takes as an argument an object of type IMP and installs it as the implementation object. Most often the imp constructor argument is "this".

# Contents

TLM2 imps (interface implementations)	This section defines the implementation classes for connecting TLM2 interfaces.
IMP BINDING MACROS	
`UVM_TLM_NB_TRANSPORT_FW_IMP	The macro wraps the forward path call function nb_transport_fw()
`UVM_TLM_NB_TRANSPORT_BW_IMP `UVM_TLM_B_TRANSPORT_IMP	Implementation of the backward path. The macro wraps the function b_transport() Execute a blocking transaction.
IMP BINDING CLASSES	
uvm_tlm_b_transport_imp	Used like exports, except an addtional class parameter specifices the type of the implementation object.
uvm_tlm_nb_transport_fw_imp	Used like exports, except an addtional class parameter specifices the type of the implementation object.
uvm_tlm_nb_transport_bw_imp	Used like exports, except an addtional class parameter specifices the type of the implementation object.

# **IMP** BINDING MACROS

# **`UVM\_TLM\_NB\_TRANSPORT\_FW\_IMP**

The macro wraps the forward path call function nb\_transport\_fw()

The first call to this method for a transaction marks the initial timing point. Every call to this method may mark a timing point in the execution of the transaction. The timing annotation argument allows the timing points to be offset from the simulation times at which the forward path is used. The final timing point of a transaction may be marked by a call to nb\_transport\_bw() within `UVM\_TLM\_NB\_TRANSPORT\_BW\_IMP or a return from this or subsequent call to nb\_transport\_fw().

See TLM2 Interfaces, Ports, Exports and Transport Interfaces Subset for more details on the semantics and rules of the nonblocking transport interface.

# **`UVM\_TLM\_NB\_TRANSPORT\_BW\_IMP**

Implementation of the backward path. The macro wraps the function called

nb\_transport\_bw(). This function MUST be implemented in the INITIATOR component class.

Every call to this method may mark a timing point, including the final timing point, in the execution of the transaction. The timing annotation argument allows the timing point to be offset from the simulation times at which the backward path is used. The final timing point of a transaction may be marked by a call to nb\_transport\_fw() within `UVM\_TLM\_NB\_TRANSPORT\_FW\_IMP or a return from this or subsequent call to nb\_transport\_bw().

See TLM2 Interfaces, Ports, Exports and Transport Interfaces Subset for more details on the semantics and rules of the nonblocking transport interface.

### Example

# **`UVM\_TLM\_B\_TRANSPORT\_IMP**

The macro wraps the function b\_transport() Execute a blocking transaction. Once this method returns, the transaction is assumed to have been executed. Whether that execution is succesful or not must be indicated by the transaction itself.

The callee may modify or update the transaction object, subject to any constraints imposed by the transaction class. The initiator may re-use a transaction object from one call to the next and across calls to b\_transport().


The call to b\_transport shall mark the first timing point of the transaction. The return from b\_transport() shall mark the final timing point of the transaction. The timing annotation argument allows the timing points to be offset from the simulation times at which the task call and return are executed.

# **IMP** BINDING CLASSES

# uvm\_tlm\_b\_transport\_imp

Used like exports, except an additonal class parameter specifices the type of the implementation object. When the imp is instantiated the implementation object is bound.


# Summary



# uvm\_tlm\_nb\_transport\_fw\_imp

Used like exports, except an additonal class parameter specifices the type of the implementation object. When the imp is instantiated the implementation object is bound.

# Summary



# uvm\_tlm\_nb\_transport\_bw\_imp

Used like exports, except an additional class parameter specifices the type of the implementation object. When the imp is instantiated the implementation object is bound.

# uvm\_tlm\_nb\_transport\_bw\_imp

Used like exports, except an additonal class parameter specifices the type of the implementation object.

### **CLASS HIERARCHY**

```
uvm_port_base#(uvm_tlm_if#(T,P))
```

uvm\_tlm\_nb\_transport\_bw\_imp

### **CLASS DECLARATION**

```
class uvm_tlm_nb_transport_bw_imp #(
   type T = uvm_tlm_generic_payload,
   type P = uvm_tlm_phase_e,
   type IMP = int
) extends uvm_port_base #(uvm_tlm_if #(T,P))
```

# **Interface Masks**

Each of the following macros is a mask that identifies which interfaces a particular port requires or export provides. The interfaces are identified by bit position and can be or'ed together for combination ports/exports. The mask is used to do run-time interface type checking of port/export connections.

# Summary

Interface Masks	
Each of the following macros is a port requires or export provides.	mask that identifies which interfaces a particular
Macros	
`UVM_TLM_NB_FW_MASK	Define Non blocking Forward mask onehot assignment = `b001
`UVM_TLM_NB_BW_MASK	Define Non blocking backward mask onehot assignment = `b010
`UVM_TLM_B_MASK	Define blocking mask onehot assignment = 'b100

# Macros

# **`UVM\_TLM\_NB\_FW\_MASK**

Define Non blocking Forward mask onehot assignment = 'b001

# **`UVM\_TLM\_NB\_BW\_MASK**

Define Non blocking backward mask onehot assignment = 'b010

# **`UVM\_TLM\_B\_MASK**

Define blocking mask onehot assignment = 'b100

# **TLM Socket Base Classes**

A collection of base classes, one for each socket type. The reason for having a base class for each socket is that all the socket (base) types must be known before connect is defined. Socket connection semantics are provided in the derived classes, which are user visible.

Termination Sockets	A termination socket must be the terminus of every TLM path. A transaction originates with an initator socket and ultimately ends up in a target socket. There may be zero or more passthrough sockets between initiator and target.
Passthrough Sockets	Passthrough initiators are ports and contain exports for instance IS-A port and HAS-A export. Passthrough targets are the opposite, they are exports and contain ports.

# Contents

TLM Socket Base Classes	A collection of base classes, one for each socket type.
uvm_tlm_b_target_socket_base	IS-A forward imp; has no backward path except via the payload contents.
uvm_tlm_b_initiator_socket_base	IS-A forward port; has no backward path except via the payload contents
uvm_tlm_nb_target_socket_base	IS-A forward imp; HAS-A backward port
uvm_tlm_nb_initiator_socket_base	IS-A forward port; HAS-A backward imp
uvm_tlm_nb_passthrough_initiator_socket_base	IS-A forward port; HAS-A backward export
uvm_tlm_nb_passthrough_target_socket_base	IS-A forward export; HAS-A backward port
uvm_tlm_b_passthrough_initiator_socket_base	IS-A forward port
uvm_tlm_b_passthrough_target_socket_base	IS-A forward export

# uvm\_tlm\_b\_target\_socket\_base


IS-A forward imp; has no backward path except via the payload contents.

# Summary uvm\_tlm\_b\_target\_socket\_base IS-A forward imp; has no backward path except via the payload contents. CLASS HIERARCHY uvm\_port\_base#(uvm\_tlm\_if#(T)) uvm\_tlm\_b\_target\_socket\_base CLASS DECLARATION

# uvm\_tlm\_b\_initiator\_socket\_base


IS-A forward port; has no backward path except via the payload contents

# Summary




# uvm\_tlm\_nb\_target\_socket\_base

IS-A forward imp; HAS-A backward port



# uvm\_tlm\_nb\_initiator\_socket\_base


# Summary



# uvm\_tlm\_nb\_passthrough\_initiator\_socket\_base

IS-A forward port; HAS-A backward export

# Summary



# uvm\_tlm\_nb\_passthrough\_target\_socket\_base

IS-A forward export; HAS-A backward port

# Summary

# uvm\_tlm\_nb\_passthrough\_target\_socket\_base

IS-A forward export; HAS-A backward port

# CLASS HIERARCHY uvm\_port\_base#(uvm\_tlm\_if#(T,P)) uvm\_tlm\_nb\_passthrough\_target\_socket\_base CLASS DECLARATION class uvm\_tlm\_nb\_passthrough\_target\_socket\_base #( type T = uvm\_tlm\_generic\_payload, type P = uvm\_tlm\_phase\_e ) extends uvm\_port\_base #(uvm\_tlm\_if #(T,P))

# uvm\_tlm\_b\_passthrough\_initiator\_socket\_base


IS-A forward port

Summary



# uvm\_tlm\_b\_passthrough\_target\_socket\_base

# IS-A forward export



# uvm\_tlm\_time

Canonical time type that can be used in different timescales

This time type is used to represent time values in a canonical form that can bridge initiators and targets located in different timescales and time precisions.

For a detailed explanation of the purpose for this class, see Why is this necessary.

unomedi time type th	at can be used in different timescales
CLASS DECLARATION	time
set time resolution	Set the default canonical time resolution.
new	Create a new canonical time value.
get_name	Return the name of this instance
reset	Reset the value to 0
get_realtime	Return the current canonical time value, scaled for the caller's timescale
incr	Increment the time value by the specified number of scaled time unit
decr	Decrement the time value by the specified number of scaled time unit
get_abstime	Return the current canonical time value, in the number of specified time unit, reguardless of the current timescale of the caller.
set_abstime	Set the current canonical time value, to the number of specified time unit, reguardless of the current timescale of the caller.
WHY IS THIS NECESSARY	Integers are not sufficient, on their own, to represent time without any ambiguity: you need to know the scale of that integer value.

# set\_time\_resolution

static function void set\_time\_resolution(real res)

Set the default canonical time resolution.

Must be a power of 10. When co-simulating with SystemC, it is recommended that default canonical time resolution be set to the SystemC time resolution.

By default, the default resolution is 1.0e-12 (ps)

### new

Create a new canonical time value.

The new value is initialized to 0. If a resolution is not specified, the default resolution,

as specified by set\_time\_resolution(), is used.

# get\_name

function string get\_name()

Return the name of this instance

### reset

function void reset()

### Reset the value to 0

### get\_realtime

Return the current canonical time value, scaled for the caller's timescale

*scaled* must be a time literal value that corresponds to the number of seconds specified in *secs* (1ns by default). It must be a time literal value that is greater or equal to the current timescale.

```
#(delay.get_realtime(1ns));
#(delay.get_realtime(1fs, 1.0e-15));
```

### incr

Increment the time value by the specified number of scaled time unit

*t* is a time value expressed in the scale and precision of the caller. *scaled* must be a time literal value that corresponds to the number of seconds specified in *secs* (1ns by default). It must be a time literal value that is greater or equal to the current timescale.

```
delay.incr(1.5ns, 1ns);
delay.incr(1.5ns, 1ps, 1.0e-12);
```

# decr

```
function void decr(real t,
time scaled,
real secs )
```

Decrement the time value by the specified number of scaled time unit

UVM 1.0 Class Reference

*t* is a time value expressed in the scale and precision of the caller. *scaled* must be a time literal value that corresponds to the number of seconds specified in *secs* (1ns by default). It must be a time literal value that is greater or equal to the current timescale.

```
delay.decr(200ps, 1ns);
```

# get\_abstime

```
function real get_abstime(real secs)
```

Return the current canonical time value, in the number of specified time unit, reguardless of the current timescale of the caller.

secs is the number of seconds in the desired time unit e.g. 1e-9 for nanoseconds.

```
$write("%.3f ps\n", delay.get_abstime(le-12));
```

### set\_abstime

Set the current canonical time value, to the number of specified time unit, reguardless of the current timescale of the caller.

secs is the number of seconds in the time unit in the value *t* e.g. 1e-9 for nanoseconds.

```
delay.set_abstime(1.5, 1e-12));
```

# WHY IS THIS NECESSARY

Integers are not sufficient, on their own, to represent time without any ambiguity: you need to know the scale of that integer value. That scale is information conveyed outside of that integer. In SystemVerilog, it is based on the timescale that was active when the code was compiled. SystemVerilog properly scales time literals, but not integer values. That's because it does not know the difference between an integer that carries an integer value and an integer that carries a time value. The 'time' variables are simply 64-bit integers, they are not scaled back and forth to the underlying precision.

```
`timescale lns/lps
module m();
time t;
initial
begin
    #1.5;
    $write("T=%f ns (1.5)\n", $realtime());
    t = 1.5;
    #t;
```

```
$write("T=%f ns (3.0)\n", $realtime());
#10ps;
$write("T=%f ns (3.010)\n", $realtime());
t = 10ps;
#t;
$write("T=%f ns (3.020)\n", $realtime());
end
endmodule
```

### yields

T=1.500000 ns (1.5) T=3.500000 ns (3.0) T=3.510000 ns (3.010) T=3.510000 ns (3.020)

Within SystemVerilog, we have to worry about

- different time scale
- different time precision

Because each endpoint in a socket could be coded in different packages and thus be executing under different timescale directives, a simple integer cannot be used to exchange time information across a socket.

For example

```
`timescale 1ns/1ps
package a_pkg;
class a;
   function void f(inout time t);
    t += 10ns;
   endfunction
endclass
endpackage
`timescale 1ps/1ps
program p;
import a_pkg::*;
time t = 0;
initial
begin
   a A = new;
   A.f(t);
   #t;
   $write("T=%0d ps (10,000)\n", $realtime());
end
endprogram
```

yeilds

T=10 ps (10,000)

Scaling is needed everytime you make a procedural call to code that may interpret a time value in a different timescale.

Using the uvm\_tlm\_time type

#### yields

T=10000 ps (10,000)

A similar procedure is required when crossing any simulator or language boundary, such as interfacing between SystemVerilog and SystemC.

# **Sequence Item Pull Ports**

This section defines the port, export, and imp port classes for communicating sequence items between uvm\_sequencer #(REQ,RSP) and uvm\_driver #(REQ,RSP).


## Contents

Sequence Item Pull Ports	This section defines the port, export, and imp port classes for communicating sequence items between uvm_sequencer #(REQ,RSP) and uvm_driver #(REQ,RSP).
uvm_seq_item_pull_port #(REQ,RSP)	UVM provides a port, export, and imp connector for use in sequencer-driver communication.
uvm_seq_item_pull_export #(REQ,RSP)	This export type is used in sequencer-driver communication.
uvm_seq_item_pull_imp #(REQ,RSP,IMP)	This imp type is used in sequencer-driver communication.

# uvm\_seq\_item\_pull\_port #(REQ,RSP)

UVM provides a port, export, and imp connector for use in sequencer-driver communication. All have standard port connector constructors, except that uvm\_seq\_item\_pull\_port's default min\_size argument is 0; it can be left unconnected.

## Summary



# uvm\_seq\_item\_pull\_export #(REQ,RSP)

This export type is used in sequencer-driver communication. It has the standard constructor for exports.


## Summary

ass HIERARCHY uvm_port_base#(uvm_sqr_if_base#(REQ,RSP)) uvm_seq_item_pull_export#(REQ,RSP)	
uvm seg item pull export#(REO_RSP)	
class uvm seq item pull export #(	

# uvm\_seq\_item\_pull\_imp #(REQ,RSP,IMP)

This imp type is used in sequencer-driver communication. It has the standard constructor for imp-type ports.

## Summary



## **M**ETHODS

#### new

# uvm\_sqr\_if\_base #(REQ,RSP)

This class defines an interface for sequence drivers to communicate with sequencers. The driver requires the interface via a port, and the sequencer implements it and provides it via an export.

#### Summary

## uvm\_sqr\_if\_base #(REQ,RSP)

This class defines an interface for sequence drivers to communicate with sequencers.

#### **CLASS DECLARATION**

#### **M**ETHODS

METHODS	
get_next_item	Retrieves the next available item from a sequence.
try_next_item	Retrieves the next available item from a sequence if one is available.
item_done	Indicates that the request is completed to the sequencer.
wait_for_sequences	Waits for a sequence to have a new item available.
has_do_available	Indicates whether a sequence item is available for immediate processing.
get	Retrieves the next available item from a sequence.
peek	Returns the current request item if one is in the sequencer fifo.
put	Sends a response back to the sequence that issued the request.

## **M**ETHODS

#### get\_next\_item

virtual task get\_next\_item(output T1 t)

Retrieves the next available item from a sequence. The call will block until an item is available. The following steps occur on this call:

- Arbitrate among requesting, unlocked, relevant sequences choose the highest priority sequence based on the current sequencer arbitration mode. If no sequence is available, wait for a requesting unlocked relevant sequence, then re-arbitrate.
- 2 The chosen sequence will return from wait\_for\_grant
- 3 The chosen sequence uvm\_sequence\_base::pre\_do is called
- 4 The chosen sequence item is randomized
- 5 The chosen sequence uvm\_sequence\_base::post\_do is called
- 6 Return with a reference to the item

Once get\_next\_item is called, item\_done must be called to indicate the completion of the request to the sequencer. This will remove the request item from the sequencer fifo.

#### try\_next\_item

```
virtual task try_next_item(output T1 t)
```

Retrieves the next available item from a sequence if one is available. Otherwise, the function returns immediately with request set to null. The following steps occur on this call:

- Arbitrate among requesting, unlocked, relevant sequences choose the highest priority sequence based on the current sequencer arbitration mode. If no sequence is available, return null.
- 2 The chosen sequence will return from wait\_for\_grant
- 3 The chosen sequence uvm\_sequence\_base::pre\_do is called
- 4 The chosen sequence item is randomized
- 5 The chosen sequence uvm\_sequence\_base::post\_do is called
- 6 Return with a reference to the item

Once try\_next\_item is called, item\_done must be called to indicate the completion of the request to the sequencer. This will remove the request item from the sequencer fifo.

#### item\_done

virtual function void item\_done(input T2 t = null)

Indicates that the request is completed to the sequencer. Any uvm\_sequence\_base::wait\_for\_item\_done calls made by a sequence for this item will return.

The current item is removed from the sequencer fifo.

If a response item is provided, then it will be sent back to the requesting sequence. The response item must have it's sequence ID and transaction ID set correctly, using the uvm\_sequence\_item::set\_id\_info method:

```
rsp.set_id_info(req);
```

Before item\_done is called, any calls to peek will retrieve the current item that was obtained by get\_next\_item. After item\_done is called, peek will cause the sequencer to arbitrate for a new item.

#### wait\_for\_sequences

virtual task wait\_for\_sequences()

Waits for a sequence to have a new item available. The default implementation in the sequencer delays <uvm\_sequencer\_base::pound\_zero\_count> delta cycles. User-derived sequencers may override its wait\_for\_sequences implementation to perform some other application-specific implementation.

#### has\_do\_available

virtual function bit has\_do\_available()

Indicates whether a sequence item is available for immediate processing. Implementations should return 1 if an item is available, 0 otherwise.

#### get

virtual task get(output T1 t)

Retrieves the next available item from a sequence. The call blocks until an item is available. The following steps occur on this call:

- Arbitrate among requesting, unlocked, relevant sequences choose the highest priority sequence based on the current sequencer arbitration mode. If no sequence is available, wait for a requesting unlocked relevant sequence, then re-arbitrate.
- 2 The chosen sequence will return from uvm\_sequence\_base::wait\_for\_grant
- 3 The chosen sequence uvm\_sequence\_base::pre\_do is called
- 4 The chosen sequence item is randomized
- 5 The chosen sequence uvm\_sequence\_base::post\_do is called
- 6 Indicate item\_done to the sequencer
- 7 Return with a reference to the item

When get is called, item\_done may not be called. A new item can be obtained by calling get again, or a response may be sent using either put, or uvm\_driver::rsp\_port.write().

#### peek

virtual task peek(output T1 t)

Returns the current request item if one is in the sequencer fifo. If no item is in the fifo, then the call will block until the sequencer has a new request. The following steps will occur if the sequencer fifo is empty:

- 1 Arbitrate among requesting, unlocked, relevant sequences choose the highest priority sequence based on the current sequencer arbitration mode. If no sequence is available, wait for a requesting unlocked relevant sequence, then re-arbitrate.
- 2 The chosen sequence will return from uvm\_sequence\_base::wait\_for\_grant
- 3 The chosen sequence uvm\_sequence\_base::pre\_do is called
- 4 The chosen sequence item is randomized
- 5 The chosen sequence uvm\_sequence\_base::post\_do is called

Once a request item has been retrieved and is in the sequencer fifo, subsequent calls to peek will return the same item. The item will stay in the fifo until either get or item\_done is called.

#### put

virtual	task	put(	input	т2	t)
---------	------	------	-------	----	----

Sends a response back to the sequence that issued the request. Before the response is put, it must have it's sequence ID and transaction ID set to match the request. This can

be done using the uvm\_sequence\_item::set\_id\_info call:


rsp.set\_id\_info(req);

This task will not block. The response will be put into the sequence response queue or it will be sent to the sequence response handler.

## PREDEFINED COMPONENT CLASSES

Components form the foundation of the UVM. They encapsulate behavior of drivers, scoreboards, and other objects in a testbench. The UVM library provides a set of predefined component types, all derived directly or indirectly from uvm\_component.

#### **Predefined Components**



## Summary

#### **Predefined Component Classes**

Components form the foundation of the UVM.

## uvm\_component

The uvm\_component class is the root base class for UVM components. In addition to the features inherited from uvm\_object and uvm\_report\_object, uvm\_component provides the following interfaces:

Hierarchy	provides methods for searching and traversing the component hierarchy.
Phasing	defines a phased test flow that all components follow, with a group of standard phase methods and an API for custom phases and multiple independent phasing domains to mirror DUT behavior e.g. power
Configuration	provides methods for configuring component topology and other parameters ahead of and during component construction.
Reporting	provides a convenience interface to the uvm_report_handler. All messages, warnings, and errors are processed through this interface.
Transaction recording	provides methods for recording the transactions produced or consumed by the component to a transaction database (vendor specific).
Factory	provides a convenience interface to the uvm_factory. The factory is used to create new components and other objects based on type-wide and instance-specific configuration.

The uvm\_component is automatically seeded during construction using UVM seeding, if enabled. All other objects must be manually reseeded, if appropriate. See uvm\_object::reseed for more information.

## Summary

uvm_component	
The uvm_component class is	the root base class for UVM components.
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_report_object	
uvm_component	
CLASS DECLARATION	component extends uvm_report_object
new	Creates a new component with the given leaf instance <i>name</i> and handle to to its <i>parent</i> .
HIERARCHY INTERFACE	These methods provide user access to information about the component hierarchy, i.e., topology.
get_parent	Returns a handle to this component's parent, or null if it has no parent.
get_full_name get_children	Returns the full hierarchical name of this object. This function populates the end of the <i>children</i> array with the list of this component's children.

get_child	
get_next_child	
get_first_child	These methods are used to iterate through this
	component's children, if any.
get_num_children	Returns the number of this component's
	children.
has_child	Returns 1 if this component has a child with the
	given <i>name</i> , 0 otherwise.
set_name	Renames this component to <i>name</i> and
la cluve	recalculates all descendants' full names.
lookup	Looks for a component with the given
and dentile	hierarchical <i>name</i> relative to this component.
get_depth	Returns the component's depth from the root
	level.
PHASING INTERFACE	These methods implement an interface which
	allows all components to step through a standard
	schedule of phases, or a customized schedule,
	and also an API to allow independent phase
	domains which can jump like state machines to
	reflect behavior e.g.
build_phase	The Pre-Defined Phases::build_ph phase
	implementation method.
connect_phase	The Pre-Defined Phases::connect_ph phase
	implementation method.
end_of_elaboration_phase	The Pre-Defined Phases::end_of_elaboration_ph
	phase implementation method.
start_of_simulation_phase	The Pre-Defined Phases::start_of_simulation_ph
run_phase	phase implementation method. The Pre-Defined Phases::run_ph phase
Tull_pliase	implementation method.
pre_reset_phase	The Pre-Defined Phases::pre_reset_ph phase
pre_reset_phase	implementation method.
reset_phase	The Pre-Defined Phases::reset_ph phase
	implementation method.
post_reset_phase	The Pre-Defined Phases::post_reset_ph phase
· ·	implementation method.
pre_configure_phase	The Pre-Defined Phases::pre_configure_ph
	phase implementation method.
configure_phase	The Pre-Defined Phases::configure_ph phase
	implementation method.
post_configure_phase	The Pre-Defined Phases::post_configure_ph
	phase implementation method.
pre_main_phase	The Pre-Defined Phases::pre_main_ph phase
main phase	implementation method.
main_phase	The Pre-Defined Phases::main_ph phase implementation method.
post_main_phase	The Pre-Defined Phases::post_main_ph phase
post_man_phase	implementation method.
pre_shutdown_phase	The Pre-Defined Phases::pre_shutdown_ph
ppp	phase implementation method.
shutdown_phase	The Pre-Defined Phases::shutdown_ph phase
	implementation method.
post_shutdown_phase	The Pre-Defined Phases::post_shutdown_ph
	phase implementation method.
extract_phase	The Pre-Defined Phases::extract_ph phase
	implementation method.
check_phase	The Pre-Defined Phases::check_ph phase
	implementation method.
report_phase	The Pre-Defined Phases::report_ph phase
Construction	implementation method.
final_phase	The Pre-Defined Phases::final_ph phase
phone started	implementation method.
phase_started	Invoked at the start of each phase.
phase_ended	Invoked at the end of each phase.
set_domain	Apply a phase domain to this component (by
get_domain	default, also to it's children). Return handle to the phase domain set on this
get_uoman	component
	component

get_schedule	Return handle to the phase schedule graph that applies to this component
define_phase_schedule	Builds and returns the required phase schedule
set_phase_imp	subgraph for this component base Override the default implementation for a phase
<u>-</u>	on this component (tree) with a custom one,
	which must be created as a singleton object
	extending the default one and implementing required behavior in exec and traverse methods
suspend	Suspend this component.
resume	Resume this component. Returns the status of this component.
status kill	Kills the process tree associated with this
	component's currently running task-based
do kill oll	phase, e.g., run.
do_kill_all	Recursively calls kill on this component and all its descendants, which abruptly ends the
	currently running task-based phase, e.g., run.
stop	The stop task is called when this component's
	enable_stop_interrupt bit is set and global_stop_request is called during a task-
	based phase, e.g., run.
enable_stop_interrupt	This bit allows a component to raise an
resolve_bindings	objection to the stopping of the current phase. Processes all port, export, and imp connections.
	Components can be designed to be user-
CONFIGURATION INTERFACE	configurable in terms of its topology (the type and
	number of children it has), mode of operation,
ach annfin int	and run-time parameters (knobs).
set_config_int set_config_string	
set_config_object	Calling set_config_* causes configuration
	settings to be created and placed in a table
get_config_int	internal to this component.
get_config_string	
get_config_object	These methods retrieve configuration settings made by previous calls to their set_config_*
	counterparts.
check_config_usage	Check all configuration settings in a components
	configuration table to determine if the setting has been used, overridden or not used.
apply_config_settings	Searches for all config settings matching this
	component's instance path.
print_config_settings	Called without arguments, print_config_settings prints all configuration information for this
	component, as set by previous calls to
	set_config_*.
print_config	Print_config_settings prints all configuration information for this component, as set by
	previous calls to set_config_* and exports to
	the resources pool.
print_config_with_audit	Operates the same as print_config except that the audit bit is forced to 1.
print_config_matches	Setting this static variable causes get_donfig_*
	to print info about matching configuration
	settings as they are being applied.
<b>O</b> BJECTION INTERFACE	These methods provide object level hooks into the uvm_objection mechanism.
raised	The raised callback is called when a decendant
	of the component instance raises the specfied
dropped	<i>objection.</i> The dropped callback is called when a
aropped	decendant of the component instance raises the
all deserves t	specfied objection.
all_dropped	The all_dropped callback is called when a decendant of the component instance raises the
	specfied <i>objection</i> .

FACTORY INTERFACE	The factory interface provides convenient access to a portion of UVM's uvm_factory interface.
create_component	A convenience function for uvm_factory::create_component_by_name, this method calls upon the factory to create a new child component whose type corresponds to the preregistered type name, requested_type_name, and instance name, name.
create_object	A convenience function for uvm_factory::create_object_by_name, this method calls upon the factory to create object whose type corresponds to the preregistered type name, requested_type_name, and instance name, name.
set_type_override_by_type	A convenience function for <u>uvm_factory::set_type_override_by_type</u> , this method registers a factory override for components and objects created at this level of hierarchy or below.
set_inst_override_by_type	A convenience function for uvm_factory::set_inst_override_by_type, this method registers a factory override for components and objects created at this hierarchy or below.
set_type_override	A convenience function for <u>uvm_factory::set_type_override_by_name</u> , this method configures the factory to create an object of type <i>override_type_name</i> whenever the factory is asked to produce a type represented by <i>original_type_name</i> .
set_inst_override	A convenience function for uvm_factory::set_inst_override_by_type, this method registers a factory override for components created at this level of hierarchy or below.
print_override_info	This factory debug method performs the same lookup process as create_object and create_component, but instead of creating an object, it prints information about what type of object would be created given the provided arguments.
HIERARCHICAL REPORTING INTERFACE	This interface provides versions of the set_report_* methods in the uvm_report_object base class that are applied recursively to this component and all its children.
set_report_id_verbosity_hier set_report_severity_id_verbosity_hier	These methods recursively associate the specified verbosity with reports of the given severity, id, or severity-id pair.
set_report_severity_action_hier set_report_id_action_hier set_report_severity_id_action_hier	These methods recursively associate the specified action with reports of the given severity, id, or severity-id pair.
<pre>set_report_default_file_hier set_report_severity_file_hier set_report_id_file_hier set_report_severity_id_file_hier</pre>	These methods recursively associate the specified FILE descriptor with reports of the given <i>severity</i> , <i>id</i> , or <i>severity-id</i> pair.
<pre>set_report_verbosity_level_hier</pre>	This method recursively sets the maximum verbosity level for reports for this component and all those below it.
pre_abort	This callback is executed when the message system is executing a UVM_EXIT action.
RECORDING INTERFACE	These methods comprise the component-based

	transaction recording interface.
accept_tr	This function marks the acceptance of a transaction, tr, by this component.
do_accept_tr	The accept_tr method calls this function to accommodate any user-defined post-accept action.
begin_tr	This function marks the start of a transaction, <i>tr</i> , by this component.
begin_child_tr	This function marks the start of a child transaction, <i>tr</i> , by this component.
do_begin_tr	The begin_tr and begin_child_tr methods call this function to accommodate any user-defined post-begin action.
end_tr	This function marks the end of a transaction, <i>tr</i> , by this component.
do_end_tr	The end_tr method calls this function to accommodate any user-defined post-end action.
record_error_tr	This function marks an error transaction by a component.
record_event_tr	This function marks an event transaction by a component.
print_enabled	This bit determines if this component should automatically be printed as a child of its parent object.
if overriding this method, always follow this pattern	only build a new schedule if one of that name does not yet exist under this domain to augment this base schedule, use result of super.define_phase_schedule(domain,MYNAME);

#### new

function new (string name, uvm\_component parent)

Creates a new component with the given leaf instance *name* and handle to to its *parent*. If the component is a top-level component (i.e. it is created in a static module or interface), *parent* should be null.

The component will be inserted as a child of the *parent* object, if any. If *parent* already has a child by the given *name*, an error is produced.

If *parent* is null, then the component will become a child of the implicit top-level component, *uvm\_top*.

All classes derived from uvm\_component must call super.new(name,parent).

## **HIERARCHY INTERFACE**

These methods provide user access to information about the component hierarchy, i.e., topology.

#### get\_parent

```
virtual function uvm_component get_parent ()
```

Returns a handle to this component's parent, or null if it has no parent.

```
get_full_name
```

virtual function string get\_full\_name ()

Returns the full hierarchical name of this object. The default implementation concatenates the hierarchical name of the parent, if any, with the leaf name of this object, as given by uvm\_object::get\_name.

### get\_children

function void get\_children(ref uvm\_component children[\$])

This function populates the end of the *children* array with the list of this component's children.

```
uvm_component array[$];
my_comp.get_children(array);
foreach(array[i])
    do_something(array[i]);
```

#### get\_child

```
function uvm_component get_child (string name)
```

#### get\_next\_child

```
function int get_next_child (ref string name)
```

#### get\_first\_child

function int get\_first\_child (ref string name)

These methods are used to iterate through this component's children, if any. For example, given a component with an object handle, *comp*, the following code calls uvm\_object::print for each child:

## get\_num\_children

function int get\_num\_children ()

Returns the number of this component's children.

#### has\_child

function int has\_child (string name)

Returns 1 if this component has a child with the given *name*, 0 otherwise.

#### set\_name

virtual function void set\_name (string name)

Renames this component to name and recalculates all descendants' full names.

#### lookup

```
function uvm_component lookup (string name)
```

Looks for a component with the given hierarchical *name* relative to this component. If the given *name* is preceded with a `.' (dot), then the search begins relative to the top level (absolute lookup). The handle of the matching component is returned, else null. The name must not contain wildcards.

#### get\_depth

function int unsigned get\_depth()

Returns the component's depth from the root level. uvm\_top has a depth of 0. The test and any other top level components have a depth of 1, and so on.

## **PHASING INTERFACE**

These methods implement an interface which allows all components to step through a standard schedule of phases, or a customized schedule, and also an API to allow independent phase domains which can jump like state machines to reflect behavior e.g. power domains on the DUT in different portions of the testbench. The phase tasks and functions are the phase name with the \_phase suffix. For example, the build phase function is build\_phase.

All processes associated with a task-based phase are killed when the phase ends. See <uvm\_phase::execute> for more details.

#### build\_phase

virtual function void build\_phase(uvm\_phase phase)

The Pre-Defined Phases::build\_ph phase implementation method.

Any override should call super.build\_phase(phase) to execute the automatic configuration of fields registed in the component by calling apply\_config\_settings. To turn off automatic configuration for a component, do not call super.build\_phase(phase).

This method should never be called directly.

#### connect\_phase

virtual function void connect\_phase(uvm\_phase phase)

The Pre-Defined Phases::connect\_ph phase implementation method.

This method should never be called directly.

#### end\_of\_elaboration\_phase

virtual function void end\_of\_elaboration\_phase(uvm\_phase phase)

The Pre-Defined Phases::end\_of\_elaboration\_ph phase implementation method.

This method should never be called directly.

#### start\_of\_simulation\_phase

virtual function void start\_of\_simulation\_phase(uvm\_phase phase)

The Pre-Defined Phases::start\_of\_simulation\_ph phase implementation method.

This method should never be called directly.

#### run\_phase

virtual task run\_phase(uvm\_phase phase)

The Pre-Defined Phases::run\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. Unlike other task phases, it is not necessary to raise an objection to cause it to persist: it will persists until global\_stop\_request() is called. However, if a single phase objection is raised using *phase.raise\_objection()*, then the phase will automatically ends once all objections are dropped using *phase.drop\_objection()*.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

The run\_phase task should never be called directly.

#### pre\_reset\_phase

virtual task pre\_reset\_phase(uvm\_phase phase)

The Pre-Defined Phases::pre\_reset\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

#### reset\_phase

virtual task reset\_phase(uvm\_phase phase)

The Pre-Defined Phases::reset\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

#### post\_reset\_phase

virtual task post\_reset\_phase(uvm\_phase phase)

The Pre-Defined Phases::post\_reset\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

#### pre\_configure\_phase

virtual task pre\_configure\_phase(uvm\_phase phase)

The Pre-Defined Phases::pre\_configure\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

#### configure\_phase

virtual task configure\_phase(uvm\_phase phase)

The Pre-Defined Phases::configure\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

## post\_configure\_phase

virtual task post\_configure\_phase(uvm\_phase phase)

The Pre-Defined Phases::post\_configure\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

## pre\_main\_phase

virtual task pre\_main\_phase(uvm\_phase phase)

The Pre-Defined Phases::pre\_main\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

#### main\_phase

virtual task main\_phase(uvm\_phase phase)

The Pre-Defined Phases::main\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

### post\_main\_phase

virtual task post\_main\_phase(uvm\_phase phase)

The Pre-Defined Phases::post\_main\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

#### pre\_shutdown\_phase

virtual task pre\_shutdown\_phase(uvm\_phase phase)

The Pre-Defined Phases::pre\_shutdown\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

#### shutdown\_phase

virtual task shutdown\_phase(uvm\_phase phase)

The Pre-Defined Phases::shutdown\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

#### post\_shutdown\_phase

virtual task post\_shutdown\_phase(uvm\_phase phase)

The Pre-Defined Phases::post\_shutdown\_ph phase implementation method.

This task returning or not does not indicate the end or persistence of this phase. It is necessary to raise an objection using *phase.raise\_objection()* to cause the phase to

persist. Once all components have dropped their respective objection using *phase.drop\_objection()*, or if no components raises an objection, the phase is ended.

Any processes forked by this task continue to run after the task returns, but they will be killed once the phase ends.

This method should not be called directly.

#### extract\_phase

virtual function void extract\_phase(uvm\_phase phase)

The Pre-Defined Phases::extract\_ph phase implementation method.

This method should never be called directly.

#### check\_phase

virtual function void check\_phase(uvm\_phase phase)

The Pre-Defined Phases::check\_ph phase implementation method.

This method should never be called directly.

#### report\_phase

virtual function void report\_phase(uvm\_phase phase)

The Pre-Defined Phases::report\_ph phase implementation method.

This method should never be called directly.

#### final\_phase

virtual function void final\_phase(uvm\_phase phase)

The Pre-Defined Phases::final\_ph phase implementation method.

This method should never be called directly.

#### phase\_started

virtual function void phase\_started (uvm\_phase phase)

Invoked at the start of each phase. The *phase* argument specifies the phase being started. Any threads spawned in this callback are not affected when the phase ends.

#### phase\_ended

virtual function void phase\_ended (uvm\_phase phase)

Invoked at the end of each phase. The *phase* argument specifies the phase that is

ending. Any threads spawned in this callback are not affected when the phase ends.

```
set_domain
```

Apply a phase domain to this component (by default, also to it's children). Get a copy of the schedule graph for this component base class as defined by virtual define\_phase\_schedule(), and add an instance of that to our domain branch in the master phasing schedule graph, if it does not already exist.

#### get\_domain

```
function uvm_domain get_domain()
```

Return handle to the phase domain set on this component

#### get\_schedule

function uvm\_phase get\_schedule()

Return handle to the phase schedule graph that applies to this component

## define\_phase\_schedule

virtual protected function uvm\_phase define\_phase\_schedule(uvm\_domain domain, string name

Builds and returns the required phase schedule subgraph for this component base

Here we define the structure and organization of a schedule for this component base type (uvm\_component). We give that schedule a name (default 'uvm') and return a handle to it to the caller (either the set\_domain() method, or a subclass's define\_phase\_schedule() having called super.define\_phase\_schedule(), ready to be added into the main schedule graph.

Custom component base classes requiring a custom phasing schedule to augment or replace the default UVM schedule can override this method. They can inherit the parent schedule and build on it by calling super.define\_phase\_schedule(MYNAME) or they can create a new schedule from scratch by not calling the super method.

#### set\_phase\_imp

Override the default implementation for a phase on this component (tree) with a custom one, which must be created as a singleton object extending the default one and implementing required behavior in exec and traverse methods

The hier specifies whether to apply the custom functor to the whole tree or just this

component.

#### suspend

virtual task suspend ()

Suspend this component.

This method must be implemented by the user to suspend the component according to the protocol and functionality it implements. A suspended component can be subsequently resumed using resume().

#### resume

virtual	task	resume	()
· 0 0.0.1	00.0.1	1000000	( )

Resume this component.

This method must be implemented by the user to resume a component that was previously suspended using suspend(). Some component may start in the suspended state and may need to be explicitly resumed.

#### status

function string status ()	function	string	status	()
---------------------------	----------	--------	--------	----

Returns the status of this component.

Returns a string that describes the current status of the components. Possible values include, but are not limited to

" <unknown>"</unknown>	Status is unknown (default)
"FINISHED"	Component has stopped on its own accord. May be resumed.
"RUNNING"	Component is running. May be suspended after normal completion of operation in progress.
"WAITING"	Component is waiting. May be suspended immediately.
"SUSPENDED"	Component is suspended. May be resumed.
"KILLED"	Component has been killed and is unable to operate any further. It cannot be resumed.

#### kill

virtual function void kill ()

Kills the process tree associated with this component's currently running task-based phase, e.g., run.

An alternative mechanism for stopping the run phase is the stop request. Calling global\_stop\_request causes all components' run\_phase processes to be killed, but only after all components have had the opportunity to complete in progress transactions and shutdown cleanly via their stop tasks.

## do\_kill\_all

virtual function void do\_kill\_all ()

Recursively calls kill on this component and all its descendants, which abruptly ends the currently running task-based phase, e.g., run. See run\_phase for better options to ending a task-based phase.

#### stop

virtual task stop (string ph\_name)

The stop task is called when this component's enable\_stop\_interrupt bit is set and global\_stop\_request is called during a task-based phase, e.g., run.

Before a phase is abruptly ended, e.g., when a test deems the simulation complete, some components may need extra time to shut down cleanly. Such components may implement stop to finish the currently executing transaction, flush the queue, or perform other cleanup. Upon return from its stop, a component signals it is ready to be stopped.

The stop method will not be called if enable\_stop\_interrupt is 0.

The default implementation of stop is empty, i.e., it will return immediately.

This method should never be called directly.

### enable\_stop\_interrupt

int enable\_stop\_interrupt = 0

This bit allows a component to raise an objection to the stopping of the current phase. It affects only time consuming phases (such as the run phase).

When this bit is set, the stop task in the component is called as a result of a call to global\_stop\_request. Components that are sensitive to an immediate killing of its run-time processes should set this bit and implement the stop task to prepare for shutdown.

#### resolve\_bindings

```
virtual function void resolve_bindings ()
```

Processes all port, export, and imp connections. Checks whether each port's min and max connection requirements are met.

It is called just before the end\_of\_elaboration phase.

Users should not call directly.

## **CONFIGURATION INTERFACE**

Components can be designed to be user-configurable in terms of its topology (the type and number of children it has), mode of operation, and run-time parameters (knobs). The configuration interface accommodates this common need, allowing component composition and state to be modified without having to derive new classes or new class hierarchies for every configuration scenario.

## set\_config\_int

virtual	function	void	set_	_config_i	int	string	<pre>inst_name, field_name, value</pre>	
						uvm_bitstream_t	value )	

## set\_config\_string

virtual function void set_config_string	(string	inst_name,	
	string	field_name,	
	string	value )	

#### set\_config\_object

virtual	function	void	set	_config_	_object	string uvm_object			
						bit	clone	=	1)

Calling set\_config\_\* causes configuration settings to be created and placed in a table internal to this component. There are similar global methods that store settings in a global table. Each setting stores the supplied *inst\_name*, *field\_name*, and *value* for later use by descendent components during their construction. (The global table applies to all components and takes precedence over the component tables.)

When a descendant component calls a get\_config\_\* method, the *inst\_name* and *field\_name* provided in the get call are matched against all the configuration settings stored in the global table and then in each component in the parent hierarchy, top-down. Upon the first match, the value stored in the configuration setting is returned. Thus, precedence is global, following by the top-level component, and so on down to the descendent component's parent.

These methods work in conjunction with the get\_config\_\* methods to provide a configuration setting mechanism for integral, string, and uvm\_object-based types. Settings of other types, such as virtual interfaces and arrays, can be indirectly supported by defining a class that contains them.

Both *inst\_name* and *field\_name* may contain wildcards.

- For set\_config\_int, *value* is an integral value that can be anything from 1 bit to 4096 bits.
- For set\_config\_string, *value* is a string.
- For set\_config\_object, *value* must be an uvm\_object-based object or null. Its clone argument specifies whether the object should be cloned. If set, the object is cloned both going into the table (during the set) and coming out of the table (during the get), so that multiple components matched to the same setting (by way of wildcards) do not end up sharing the same object.

The following message tags are used for configuration setting. You can use the standard uvm report messaging interface to control these messages. CFGNTS -- The configuration setting was not used by any component. This is a warning. CFGOVR -- The configuration setting was overridden by a setting above. CFGSET -- The configuration setting was used at least once.

See get\_config\_int, get\_config\_string, and get\_config\_object for information on getting the configurations set by these methods.

virtual function bit get_config_int	( string inout uvm_bitstream_t	field_name, value )
-------------------------------------	-----------------------------------	------------------------

## get\_config\_string

## get\_config\_object

virtual	function	bit	get_config	_object				
					inout	uvm_object	value,	
					input	bit	clone	= 1)

These methods retrieve configuration settings made by previous calls to their set\_config\_\* counterparts. As the methods' names suggest, there is direct support for integral types, strings, and objects. Settings of other types can be indirectly supported by defining an object to contain them.

Configuration settings are stored in a global table and in each component instance. With each call to a get\_config\_\* method, a top-down search is made for a setting that matches this component's full name and the given *field\_name*. For example, say this component's full instance name is top.u1.u2. First, the global configuration table is searched. If that fails, then it searches the configuration table in component 'top', followed by top.u1.

The first instance/field that matches causes *value* to be written with the value of the configuration setting and 1 is returned. If no match is found, then *value* is unchanged and the 0 returned.

Calling the get\_config\_object method requires special handling. Because *value* is an output of type uvm\_object, you must provide an uvm\_object handle to assign to (not a derived class handle). After the call, you can then \$cast to the actual type.

For example, the following code illustrates how a component designer might call upon the configuration mechanism to assign its *data* object property, whose type myobj\_t derives from uvm\_object.

```
class mycomponent extends uvm_component;
local myobj_t data;
function void build_phase(uvm_phase phase);
   uvm_object tmp;
   super.build_phase(phase);
   if(get_config_object("data", tmp))
        if (!$cast(data, tmp))
            $display("error! config setting for 'data' not of type myobj_t");
        endfunction
   ...
```

The above example overrides the build\_phase method. If you want to retain any base functionality, you must call super.build\_phase(uvm\_phase phase).

The *clone* bit clones the data inbound. The get\_config\_object method can also clone the data outbound.

See Members for information on setting the global configuration table.

#### check\_config\_usage

function void check\_config\_usage (bit recurse = 1)

Check all configuration settings in a components configuration table to determine if the setting has been used, overridden or not used. When *recurse* is 1 (default), configuration for this and all child components are recursively checked. This function is automatically called in the check phase, but can be manually called at any time.

#### Additional detail is provided by the following message tags

- CFGOVR -- lists all configuration settings that have been overridden from above.
- CFGSET -- lists all configuration settings that have been set.

To get all configuration information prior to the run phase, do something like this in your top object:

```
function void start_of_simulation_phase(uvm_phase phase);
   set_report_id_action_hier("CFGOVR", UVM_DISPLAY);
   set_report_id_action_hier("CFGSET", UVM_DISPLAY);
   check_config_usage();
endfunction
```

## apply\_config\_settings

virtual function void apply\_config\_settings (bit verbose = )

Searches for all config settings matching this component's instance path. For each match, the appropriate set\_\*\_local method is called using the matching config setting's field\_name and value. Provided the set\_\*\_local method is implemented, the component property associated with the field\_name is assigned the given value.

This function is called by uvm\_component::build\_phase.

The apply\_config\_settings method determines all the configuration settings targeting this component and calls the appropriate set\_\*\_local method to set each one. To work, you must override one or more set\_\*\_local methods to accommodate setting of your component's specific properties. Any properties registered with the optional `uvm\_\*\_field macros do not require special handling by the set\_\*\_local methods; the macros provide the set\_\*\_local functionality for you.

If you do not want apply\_config\_settings to be called for a component, then the build\_phase() method should be overloaded and you should not call super.build\_phase(phase). Likewise, apply\_config\_settings can be overloaded to customize automated configuration.

When the *verbose* bit is set, all overrides are printed as they are applied. If the component's print\_config\_matches property is set, then apply\_config\_settings is automatically called with *verbose* = 1.

## print\_config\_settings

function void print_config_settings (str	ing field = ""	,
uvn bit	_component comp = nu recurse = 0	
DIU	recurse = 0	)

Called without arguments, print\_config\_settings prints all configuration information for this component, as set by previous calls to set\_config\_\*. The settings are printing in the order of their precedence.

If *field* is specified and non-empty, then only configuration settings matching that field, if any, are printed. The field may not contain wildcards.

If *comp* is specified and non-null, then the configuration for that component is printed.

If *recurse* is set, then configuration information for all *comp*'s children and below are printed as well.

This function has been deprecated. Use print\_config instead.

### print\_config

Print\_config\_settings prints all configuration information for this component, as set by previous calls to set\_config\_\* and exports to the resources pool. The settings are printing in the order of their precedence.

If *recurse* is set, then configuration information for all children and below are printed as well.

if *audit* is set then the audit trail for each resource is printed along with the resource name and value

#### print\_config\_with\_audit

function void print\_config\_with\_audit(bit recurse = 0)

Operates the same as print\_config except that the audit bit is forced to 1. This interface makes user code a bit more readable as it avoids multiple arbitrary bit settings in the argument list.

If *recurse* is set, then configuration information for all children and below are printed as well.

#### print\_config\_matches

static bit print\_config\_matches = 0

Setting this static variable causes get\_config\_\* to print info about matching configuration settings as they are being applied.

## **O**BJECTION **I**NTERFACE

These methods provide object level hooks into the uvm\_objection mechanism.

## raised

```
virtual function void raised (uvm objection objection,
```

The raised callback is called when a decendant of the component instance raises the specfied *objection*. The *source\_obj* is the object which originally raised the object. *count* is an optional count that was used to indicate a number of objections which were raised.

## dropped

virtual function void dropped		objection, source_obj, description, count )
-------------------------------	--	--

The dropped callback is called when a decendant of the component instance raises the specfied *objection*. The *source\_obj* is the object which originally dropped the object. *count* is an optional count that was used to indicate a number of objections which were dropped.

## all\_dropped

virtual task all_dropped		objection, source_obj, description, count )
--------------------------	--	--

The all\_dropped callback is called when a decendant of the component instance raises the specfied *objection*. The *source\_obj* is the object which originally all\_dropped the object. *count* is an optional count that was used to indicate a number of objections which were dropped. This callback is time-consuming and the all\_dropped conditional will not be propagated up to the object's parent until the callback returns.

## **FACTORY INTERFACE**

The factory interface provides convenient access to a portion of UVM's uvm\_factory interface. For creating new objects and components, the preferred method of accessing the factory is via the object or component wrapper (see uvm\_component\_registry #(T,Tname) and uvm\_object\_registry #(T,Tname)). The wrapper also provides functions for setting type and instance overrides.

## create\_component

A convenience function for uvm\_factory::create\_component\_by\_name, this method calls upon the factory to create a new child component whose type corresponds to the preregistered type name, *requested\_type\_name*, and instance name, *name*. This method is equivalent to:

If the factory determines that a type or instance override exists, the type of the component created may be different than the requested type. See set\_type\_override and set\_inst\_override. See also uvm\_factory for details on factory operation.

### create\_object

A convenience function for uvm\_factory::create\_object\_by\_name, this method calls upon the factory to create a new object whose type corresponds to the preregistered type name, *requested\_type\_name*, and instance name, *name*. This method is equivalent to:

"")

If the factory determines that a type or instance override exists, the type of the object created may be different than the requested type. See uvm\_factory for details on factory operation.

## set\_type\_override\_by\_type

```
static function void set_type_override_by_type (
    uvm_object_wrapper original_type,
    uvm_object_wrapper override_type,
    bit replace = 1
)
```

A convenience function for uvm\_factory::set\_type\_override\_by\_type, this method registers a factory override for components and objects created at this level of hierarchy or below. This method is equivalent to:

```
factory.set_type_override_by_type(original_type, override_type,replace);
```

The *relative\_inst\_path* is relative to this component and may include wildcards. The *original\_type* represents the type that is being overridden. In subsequent calls to uvm\_factory::create\_object\_by\_type or uvm\_factory::create\_component\_by\_type, if the requested\_type matches the *original\_type* and the instance paths match, the factory will produce the *override\_type*.

The original and override type arguments are lightweight proxies to the types they represent. See <a href="mailto:set\_inst\_override\_by\_type">set\_inst\_override\_by\_type</a> for information on usage.

## set\_inst\_override\_by\_type

A convenience function for uvm\_factory::set\_inst\_override\_by\_type, this method registers a factory override for components and objects created at this level of hierarchy or below. In typical usage, this method is equivalent to: The *relative\_inst\_path* is relative to this component and may include wildcards. The *original\_type* represents the type that is being overridden. In subsequent calls to uvm\_factory::create\_object\_by\_type or uvm\_factory::create\_component\_by\_type, if the requested\_type matches the *original\_type* and the instance paths match, the factory will produce the *override\_type*.

The original and override types are lightweight proxies to the types they represent. They can be obtained by calling *type::get\_type()*, if implemented by *type*, or by directly calling *type::type\_id::get()*, where *type* is the user type and *type\_id* is the name of the typedef to uvm\_object\_registry #(T,Tname) or uvm\_component\_registry #(T,Tname).

If you are employing the `uvm\_\*\_utils macros, the typedef and the get\_type method will be implemented for you. For details on the utils macros refer to Utility and Field Macros for Components and Objects.

#### The following example shows `uvm\_\*\_utils usage

## set\_type\_override

A convenience function for uvm\_factory::set\_type\_override\_by\_name, this method configures the factory to create an object of type *override\_type\_name* whenever the factory is asked to produce a type represented by *original\_type\_name*. This method is equivalent to:

factory.set_type_override_by_name(original_type_name, override_type_name, rep	lace);

The *original\_type\_name* typically refers to a preregistered type in the factory. It may, however, be any arbitrary string. Subsequent calls to create\_component or create\_object with the same string and matching instance path will produce the type

represented by override\_type\_name. The *override\_type\_name* must refer to a preregistered type in the factory.

#### set\_inst\_override

A convenience function for uvm\_factory::set\_inst\_override\_by\_type, this method registers a factory override for components created at this level of hierarchy or below. In typical usage, this method is equivalent to:

The *relative\_inst\_path* is relative to this component and may include wildcards. The *original\_type\_name* typically refers to a preregistered type in the factory. It may, however, be any arbitrary string. Subsequent calls to create\_component or create\_object with the same string and matching instance path will produce the type represented by *override\_type\_name*. The *override\_type\_name* must refer to a preregistered type in the factory.

## print\_override\_info

This factory debug method performs the same lookup process as create\_object and create\_component, but instead of creating an object, it prints information about what type of object would be created given the provided arguments.

## **HIERARCHICAL REPORTING INTERFACE**

This interface provides versions of the set\_report\_\* methods in the uvm\_report\_object base class that are applied recursively to this component and all its children.

When a report is issued and its associated action has the LOG bit set, the report will be sent to its associated FILE descriptor.

#### set\_report\_id\_verbosity\_hier

```
function void set_report_id_verbosity_hier (string id,
int verbosity)
```

#### set\_report\_severity\_id\_verbosity\_hier

function void	l set_report_s	severity_id_	_verbosity_	_hier(uvm_	severity	severity,
				stri	5	id,
				int		verbosity)

These methods recursively associate the specified verbosity with reports of the given *severity, id,* or *severity-id* pair. An verbosity associated with a particular severity-id pair takes precedence over an verbosity associated with id, which takes precedence over an an verbosity associated with a severity.

For a list of severities and their default verbosities, refer to uvm\_report\_handler.

## set\_report\_severity\_action\_hier

## set\_report\_id\_action\_hier

```
function void set_report_id_action_hier (string id,
uvm_action action)
```

## set\_report\_severity\_id\_action\_hier

These methods recursively associate the specified action with reports of the given *severity, id,* or *severity-id* pair. An action associated with a particular severity-id pair takes precedence over an action associated with id, which takes precedence over an an action associated with a severity.

For a list of severities and their default actions, refer to uvm\_report\_handler.

#### set\_report\_default\_file\_hier

```
function void set_report_default_file_hier (UVM_FILE file)
```

#### set\_report\_severity\_file\_hier

```
function void set_report_severity_file_hier (uvm_severity severity,
UVM_FILE file )
```

#### set\_report\_id\_file\_hier

function v	void	set_	_report_	_id_	_file_	hier	(string	id,
							UVM_FILE	file)

#### set\_report\_severity\_id\_file\_hier

These methods recursively associate the specified FILE descriptor with reports of the UVM 1.0 Class Reference

given *severity*, *id*, or *severity-id* pair. A FILE associated with a particular severity-id pair takes precedence over a FILE associated with id, which take precedence over an a FILE associated with a severity, which takes precedence over the default FILE descriptor.

For a list of severities and other information related to the report mechanism, refer to uvm\_report\_handler.

#### set\_report\_verbosity\_level\_hier

function void set\_report\_verbosity\_level\_hier (int verbosity)

This method recursively sets the maximum verbosity level for reports for this component and all those below it. Any report from this component subtree whose verbosity exceeds this maximum will be ignored.

See <u>uvm\_report\_handler</u> for a list of predefined message verbosity levels and their meaning.

#### pre\_abort

virtual function void pre\_abort

This callback is executed when the message system is executing a UVM\_EXIT action. The exit action causes an immediate termination of the simulation, but the pre\_abort callback hook gives components an opportunity to provide additional information to the user before the termination happens. For example, a test may want to executed the report function of a particular component even when an error condition has happened to force a premature termination you would write a function like:

```
function void mycomponent::pre_abort();
  report();
endfunction
```

## **Recording Interface**

These methods comprise the component-based transaction recording interface. The methods can be used to record the transactions that this component "sees", i.e. produces or consumes.

The API and implementation are subject to change once a vendor-independent use-model is determined.

#### accept\_tr

This function marks the acceptance of a transaction, *tr*, by this component. Specifically, it performs the following actions:

- Calls the *tr*'s uvm\_transaction::accept\_tr method, passing to it the *accept\_time* argument.
- Calls this component's do\_accept\_tr method to allow for any post-begin action in

derived classes.

Triggers the component's internal accept\_tr event. Any processes waiting on this
event will resume in the next delta cycle.

#### do\_accept\_tr

virtual protected function void do\_accept\_tr (uvm\_transaction tr)

The accept\_tr method calls this function to accommodate any user-defined post-accept action. Implementations should call super.do\_accept\_tr to ensure correct operation.

#### begin\_tr

function integer begin_tr (uvm_transaction string string string time	<pre>tr, stream_name = "main", label = "", desc = "", begin_time = 0 )</pre>
--	--

This function marks the start of a transaction, *tr*, by this component. Specifically, it performs the following actions:

 Calls tr's uvm\_transaction::begin\_tr method, passing to it the begin\_time argument. The begin\_time should be greater than or equal to the accept time. By default, when begin\_time = 0, the current simulation time is used.

If recording is enabled (recording\_detail != UVM\_OFF), then a new database-transaction is started on the component's transaction stream given by the stream argument. No transaction properties are recorded at this time.

- Calls the component's do\_begin\_tr method to allow for any post-begin action in derived classes.
- Triggers the component's internal begin\_tr event. Any processes waiting on this event will resume in the next delta cycle.

A handle to the transaction is returned. The meaning of this handle, as well as the interpretation of the arguments *stream\_name*, *label*, and *desc* are vendor specific.

## begin\_child\_tr

string stre string labe string desc	1 =	0, "main", "", "", 0	)
---	-----	----------------------------------	---

This function marks the start of a child transaction, *tr*, by this component. Its operation is identical to that of begin\_tr, except that an association is made between this transaction and the provided parent transaction. This association is vendor-specific.

#### do\_begin\_tr

virtual g	protected	function	void	do_begin_tr	(uvm_transaction	tr,
					string integer	stream_name, tr handle )
					5	—

The begin\_tr and begin\_child\_tr methods call this function to accommodate any user-

defined post-begin action. Implementations should call super.do\_begin\_tr to ensure correct operation.

#### end\_tr

This function marks the end of a transaction, *tr*, by this component. Specifically, it performs the following actions:

• Calls *tr*'s <u>uvm\_transaction::end\_tr</u> method, passing to it the *end\_time* argument. The *end\_time* must at least be greater than the begin time. By default, when *end\_time* = 0, the current simulation time is used.

The transaction's properties are recorded to the database-transaction on which it was started, and then the transaction is ended. Only those properties handled by the transaction's do\_record method (and optional `uvm\_\*\_field macros) are recorded.

- Calls the component's do\_end\_tr method to accommodate any post-end action in derived classes.
- Triggers the component's internal end\_tr event. Any processes waiting on this event will resume in the next delta cycle.

The *free\_handle* bit indicates that this transaction is no longer needed. The implementation of free\_handle is vendor-specific.

#### do\_end\_tr

virtual	protected	function	void	do_eno	l_tr	(uvm_transaction	tr,	
						integer	tr_handle)	

The end\_tr method calls this function to accommodate any user-defined post-end action. Implementations should call super.do\_end\_tr to ensure correct operation.

#### record\_error\_tr

function integer record_error_tr (string stream_name	=	"main",	
uvm_object info	=	null,	
string label	=	"error_tr",	
string desc	=	" " /	
time error_time	=	Ο,	
bit keep_active	=	0)	)

This function marks an error transaction by a component. Properties of the given uvm\_object, *info*, as implemented in its uvm\_object::do\_record method, are recorded to the transaction database.

An *error\_time* of 0 indicates to use the current simulation time. The *keep\_active* bit determines if the handle should remain active. If 0, then a zero-length error transaction is recorded. A handle to the database-transaction is returned.

Interpretation of this handle, as well as the strings *stream\_name*, *label*, and *desc*, are vendor-specific.

## record\_event\_tr

function	integer	record_event_tr	(string	stream_name	=	"main",	
			uvm_object	info	=	null,	
			string	label	=	"event_tr",	
			string	desc	=	" " /	
			time	event_time	=	0,	
			bit	keep_active	=	0	)

This function marks an event transaction by a component.

An *event\_time* of 0 indicates to use the current simulation time.

A handle to the transaction is returned. The *keep\_active* bit determines if the handle may be used for other vendor-specific purposes.

The strings for *stream\_name*, *label*, and *desc* are vendor-specific identifiers for the transaction.

## print\_enabled

bit print\_enabled = 1

This bit determines if this component should automatically be printed as a child of its parent object.

By default, all children are printed. However, this bit allows a parent component to disable the printing of specific children.

## if overriding this method, always follow this pattern

only build a new schedule if one of that name does not yet exist under this domain to augment this base schedule, use result of super.define\_phase\_schedule(domain,MYNAME);

# **Callbacks Classes**

This section defines the classes used for callback registration, management, and user-defined callbacks.

#### Contents

Callbacks Classes	This section defines the classes used for callback registration, management, and user-defined callbacks.
uvm_callbacks #(T,CB)	The <i>uvm_callbacks</i> class provides a base class for implementing callbacks, which are typically used to modify or augment component behavior without changing the component class.
uvm_callback_iter	The <i>uvm_callback_iter</i> class is an iterator class for iterating over callback queues of a specific callback type.
uvm_callback	The <i>uvm_callback</i> class is the base class for user-defined callback classes.

# uvm\_callbacks #(T,CB)

The *uvm\_callbacks* class provides a base class for implementing callbacks, which are typically used to modify or augment component behavior without changing the component class. To work effectively, the developer of the component class defines a set of "hook" methods that enable users to customize certain behaviors of the component in a manner that is controlled by the component developer. The integrity of the component's overall behavior is intact, while still allowing certain customizable actions by the user.

To enable compile-time type-safety, the class is parameterized on both the user-defined callback interface implementation as well as the object type associated with the callback. The object type-callback type pair are associated together using the `uvm\_register\_cb macro to define a valid pairing; valid pairings are checked when a user attempts to add a callback to an object.

To provide the most flexibility for end-user customization and reuse, it is recommended that the component developer also define a corresponding set of virtual method hooks in the component itself. This affords users the ability to customize via inheritance/factory overrides as well as callback object registration. The implementation of each virtual method would provide the default traversal algorithm for the particular callback being called. Being virtual, users can define subtypes that override the default algorithm, perform tasks before and/or after calling super.<method> to execute any registered callbacks, or to not call the base implementation, effectively disabling that particular hook. A demonstration of this methodology is provided in an example included in the kit.

#### Summary

#### uvm\_callbacks #(T,CB)

The *uvm\_callbacks* class provides a base class for implementing callbacks, which are typically used to modify or augment component behavior without changing the component class.

Т

This type parameter specifies the base object type with which the CB callback objects will be registered.

СВ	This type parameter specifies the base callback type that will be managed by this callback class.
Add/delete inteface	
add	Registers the given callback object, cb, with the given obj handle.
add_by_name	Registers the given callback object, <i>cb</i> , with one or more uvm_components.
delete	Deletes the given callback object, <i>cb</i> , from the queue associated with the given <i>obj</i> handle.
delete_by_name	Removes the given callback object, <i>cb</i> , associated with one or more uvm_component callback queues.
<b>I</b> TERATOR INTERFACE	This set of functions provide an iterator interface for callback queues.
get_first	returns the first enabled callback of type CB which resides in the gueue for <i>obj</i> .
get_last	returns the last enabled callback of type CB which resides in the queue for <i>obj</i> .
get_next	returns the next enabled callback of type CB which resides in the queue for <i>obj</i> , using <i>itr</i> as the starting point.
get_prev	returns the previous enabled callback of type CB which resides in the queue for <i>obj</i> , using <i>itr</i> as the starting point.
DEBUG	
display	This function displays callback information for obj.

Т

This type parameter specifies the base object type with which the CB callback objects will be registered. This object must be a derivative of *uvm\_object*.

#### CB

This type parameter specifies the base callback type that will be managed by this callback class. The callback type is typically a interface class, which defines one or more virtual method prototypes that users can override in subtypes. This type must be a derivative of uvm\_callback.

# Add/delete inteface

#### add

static function void add(T	obj,	
	n_callback cb,	
uvr	n_apprepend ordering = UVM_APPEND)	

Registers the given callback object, *cb*, with the given *obj* handle. The *obj* handle can be null, which allows registration of callbacks without an object context. If *ordreing* is UVM\_APPEND (default), the callback will be executed after previously added callbacks, else the callback will be executed ahead of previously added callbacks. The *cb* is the callback handle; it must be non-null, and if the callback has already been added to the object instance then a warning is issued. Note that the CB parameter is optional. For example, the following are equivalent:

#### add\_by\_name

Registers the given callback object, *cb*, with one or more uvm\_components. The components must already exist and must be type T or a derivative. As with add the CB parameter is optional. *root* specifies the location in the component hierarchy to start the search for *name*. See uvm\_root::find\_all for more details on searching by name.

#### delete

Deletes the given callback object, *cb*, from the queue associated with the given *obj* handle. The *obj* handle can be null, which allows de-registration of callbacks without an object context. The *cb* is the callback handle; it must be non-null, and if the callback has already been removed from the object instance then a warning is issued. Note that the CB parameter is optional. For example, the following are equivalent:

```
uvm_callbacks#(my_comp)::delete(comp_a, cb);
uvm_callbacks#(my_comp, my_callback)::delete(comp_a,cb);
```

#### delete\_by\_name

Removes the given callback object, *cb*, associated with one or more uvm\_component callback queues. As with delete the CB parameter is optional. *root* specifies the location in the component hierarchy to start the search for *name*. See uvm\_root::find\_all for more details on searching by name.

#### **I**TERATOR INTERFACE

This set of functions provide an iterator interface for callback queues. A facade class, uvm\_callback\_iter is also available, and is the generally preferred way to iterate over callback queues.

#### get\_first

```
static function CB get_first ( ref int itr,
```

input T obj )

returns the first enabled callback of type CB which resides in the queue for *obj*. If *obj* is null then the typewide queue for T is searched. *itr* is the iterator; it will be updated with a value that can be supplied to get\_next to get the next callback object.

If the queue is empty then null is returned.

The iterator class uvm\_callback\_iter may be used as an alternative, simplified, iterator interface.

#### get\_last

```
static function CB get_last ( ref int itr,
input T obj )
```

returns the last enabled callback of type CB which resides in the queue for *obj*. If *obj* is null then the typewide queue for T is searched. *itr* is the iterator; it will be updated with a value that can be supplied to get\_prev to get the previous callback object.

If the queue is empty then null is returned.

The iterator class uvm\_callback\_iter may be used as an alternative, simplified, iterator interface.

#### get\_next

```
static function CB get_next ( ref int itr,
input T obj )
```

returns the next enabled callback of type CB which resides in the queue for *obj*, using *itr* as the starting point. If *obj* is null then the typewide queue for T is searched. *itr* is the iterator; it will be updated with a value that can be supplied to get\_next to get the next callback object.

If no more callbacks exist in the queue, then null is returned. get\_next will continue to return null in this case until get\_first or get\_last has been used to reset the iterator.

The iterator class uvm\_callback\_iter may be used as an alternative, simplified, iterator interface.

#### get\_prev

static	function	СВ	get_prev	(	ref	int	itr,
							obj )

returns the previous enabled callback of type CB which resides in the queue for *obj*, using *itr* as the starting point. If *obj* is null then the typewide queue for T is searched. *itr* is the iterator; it will be updated with a value that can be supplied to get\_prev to get the previous callback object.

If no more callbacks exist in the queue, then null is returned. get\_prev will continue to return null in this case until get\_first or get\_last has been used to reset the iterator.

The iterator class uvm\_callback\_iter may be used as an alternative, simplified, iterator interface.

#### display

```
static function void display(T obj = null)
```

This function displays callback information for *obj*. If *obj* is null, then it displays callback information for all objects of type *T*, including typewide callbacks.

# uvm\_callback\_iter

The *uvm\_callback\_iter* class is an iterator class for iterating over callback queues of a specific callback type. The typical usage of the class is:


The callback iteration macros, `uvm\_do\_callbacks and `uvm\_do\_callbacks\_exit\_on provide a simple method for iterating callbacks and executing the callback methods.

#### Summary

#### uvm\_callback\_iter The uvm\_callback\_iter class is an iterator class for iterating over callback queues of a specific callback type. **CLASS DECLARATION** class uvm\_callback\_iter#(type T = uvm\_object, type CB = uvm\_callback) METHODS new Creates a new callback iterator object. Returns the first valid (enabled) callback of the callback type (or a first derivative) that is in the queue of the context object. Returns the last valid (enabled) callback of the callback type (or a last derivative) that is in the queue of the context object. Returns the next valid (enabled) callback of the callback type (or a next derivative) that is in the queue of the context object. Returns the previous valid (enabled) callback of the callback type prev (or a derivative) that is in the queue of the context object. Returns the last callback accessed via a first() or next() call. get\_cb

# **M**ETHODS

#### new



Creates a new callback iterator object. It is required that the object context be provided.

#### first

```
function CB first()
```

Returns the first valid (enabled) callback of the callback type (or a derivative) that is in the queue of the context object. If the queue is empty then null is returned.

#### last

function	СВ	last()	
----------	----	--------	--

Returns the last valid (enabled) callback of the callback type (or a derivative) that is in the queue of the context object. If the queue is empty then null is returned.

#### next

Returns the next valid (enabled) callback of the callback type (or a derivative) that is in the queue of the context object. If there are no more valid callbacks in the queue, then null is returned.

#### prev

Returns the previous valid (enabled) callback of the callback type (or a derivative) that is in the queue of the context object. If there are no more valid callbacks in the queue, then null is returned.

#### get\_cb

function CB get\_cb()

Returns the last callback accessed via a first() or next() call.

# uvm\_callback

The *uvm\_callback* class is the base class for user-defined callback classes. Typically, the component developer defines an application-specific callback class that extends from this class. In it, he defines one or more virtual methods, called a *callback interface*, that represent the hooks available for user override.

Methods intended for optional override should not be declared *pure*. Usually, all the callback methods are defined with empty implementations so users have the option of overriding any or all of them.

The prototypes for each hook method are completely application specific with no restrictions.

#### Summary

uvm_callback	
The <i>uvm_callback</i> cla	ass is the base class for user-defined callback classes.
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_callbacl	k
CLASS DECLARATION	llback extends uvm_object
Methods	
new	Creates a new uvm_callback object, giving it an optional name.
callback_mode	Enable/disable callbacks (modeled like rand_mode and constraint_mode).
is_enabled	Returns 1 if the callback is enabled, 0 otherwise.
get_type_name	Returns the type name of this callback object.

# **M**ETHODS

# new function new(string name = "uvm\_callback")

Creates a new uvm\_callback object, giving it an optional name.

#### callback\_mode

```
function bit callback_mode(int on = -1)
```

Enable/disable callbacks (modeled like rand\_mode and constraint\_mode).

#### is\_enabled

function bit	is_enabled()
--------------	--------------

Returns 1 if the callback is enabled, 0 otherwise.

#### get\_type\_name

```
virtual function string get_type_name()
```

Returns the type name of this callback object.

### uvm\_test

This class is the virtual base class for the user-defined tests.

The uvm\_test virtual class should be used as the base class for user-defined tests. Doing so provides the ability to select which test to execute using the UVM\_TESTNAME command line or argument to the uvm\_root::run\_test task.

For example

prompt> SIM\_COMMAND +UVM\_TESTNAME=test\_bus\_retry

The global run\_test() task should be specified inside an initial block such as

initial run\_test();


Multiple tests, identified by their type name, are compiled in and then selected for execution from the command line without need for recompilation. Random seed selection is also available on the command line.

If +UVM\_TESTNAME=test\_name is specified, then an object of type `test\_name' is created by factory and phasing begins. Here, it is presumed that the test will instantiate the test environment, or the test environment will have already been instantiated before the call to run\_test().

If the specified test\_name cannot be created by the uvm\_factory, then a fatal error occurs. If run\_test() is called without UVM\_TESTNAME being specified, then all components constructed before the call to run\_test will be cycled through their simulation phases.

Deriving from uvm\_test will allow you to distinguish tests from other component types that inherit from uvm\_component directly. Such tests will automatically inherit features that may be added to uvm\_test in the future.

#### Summary



new	Creates and initializes an instance of this class using the normal constructor arguments for uvm_component: <i>name</i> is the name of the instance, and <i>parent</i> is the handle to the hierarchical parent, if any.
-----	--

# METHODS

#### new

function	new	(string	name,
		uvm_component	parent)

Creates and initializes an instance of this class using the normal constructor arguments for uvm\_component: *name* is the name of the instance, and *parent* is the handle to the hierarchical parent, if any.

### uvm\_env

The base class for hierarchical containers of other components that together comprise a complete environment. The environment may initially consist of the entire testbench. Later, it can be reused as a sub-environment in even larger system-level environments.

# Summary uvm env The base class for hierarchical containers of other components that together comprise a complete environment. **CLASS HIERARCHY** uvm void uvm\_object uvm\_report\_object uvm component uvm\_env **CLASS DECLARATION** virtual class uvm\_env extends uvm\_component **METHODS** Creates and initializes an instance of this class using the normal new constructor arguments for uvm\_component: name is the name of the instance, and *parent* is the handle to the hierarchical parent, if any.

# **M**ETHODS

#### new



Creates and initializes an instance of this class using the normal constructor arguments for uvm\_component: *name* is the name of the instance, and *parent* is the handle to the hierarchical parent, if any.

# uvm\_agent

The uvm\_agent virtual class should be used as the base class for the user- defined agents. Deriving from uvm\_agent will allow you to distinguish agents from other component types also using its inheritance. Such agents will automatically inherit features that may be added to uvm\_agent in the future.

While an agent's build function, inherited from uvm\_component, can be implemented to define any agent topology, an agent typically contains three subcomponents: a driver, sequencer, and monitor. If the agent is active, subtypes should contain all three subcomponents. If the agent is passive, subtypes should contain only the monitor.

#### Summary

LASS HIERARCHY	
uvm_void	
uvm_object	
uvm_report	_object
uvm_comp	onent
uvm_agen	t
CLASS DECLARATION	
virtual cl	lass uvm_agent extends uvm_component
new	Creates and initializes an instance of this class using the normal constructor arguments for <a href="https://www.component">www.component</a> : name is the name of the instance, and <i>parent</i> is the handle to the
get_is_active	hierarchical parent, if any. Returns UVM_ACTIVE is the agent is acting as an active

# METHODS

#### new

function	new	(string	name,
		uvm_component	parent)

Creates and initializes an instance of this class using the normal constructor arguments for uvm\_component: *name* is the name of the instance, and *parent* is the handle to the hierarchical parent, if any.

The int configuration parameter is\_active is used to identify whether this agent should be acting in active or passive mode. This parameter can be set by doing:

#### get\_is\_active

virtual function uvm\_active\_passive\_enum get\_is\_active()

Returns UVM\_ACTIVE is the agent is acting as an active agent and UVM\_PASSIVE if it is acting as a passive agent. The default implementation is to just return the is\_active flag, but the component developer may override this behavior if a more complex algorithm is needed to determine the active/passive nature of the agent.

# uvm\_monitor

This class should be used as the base class for user-defined monitors.

Deriving from uvm\_monitor allows you to distinguish monitors from generic component types inheriting from uvm\_component. Such monitors will automatically inherit features that may be added to uvm\_monitor in the future.

CLA	ASS HIERARCHY	
	uvm_void	
	uvm_object	
	uvm_report_object	
	uvm_component	
	UVM_MONITOR	
	virtual class uvm monitor extends uvm component	

# **M**ETHODS

#### new

function	new	(string	name,
		uvm_component	parent)

Creates and initializes an instance of this class using the normal constructor arguments for uvm\_component: *name* is the name of the instance, and *parent* is the handle to the hierarchical parent, if any.

# uvm\_scoreboard

The uvm\_scoreboard virtual class should be used as the base class for user-defined scoreboards.

Deriving from uvm\_scoreboard will allow you to distinguish scoreboards from other component types inheriting directly from uvm\_component. Such scoreboards will automatically inherit and benefit from features that may be added to uvm\_scoreboard in the future.

#### Summary

defined sco	reboards.	class should be used as the base class for user-
uvm_	void	
uvm_	object	
uvm_	report_object	
uvm_	component	
uvm	_scoreboard	
CLASS DECI	ARATION	
		scoreboard extends uvm_component
		scoreboard extends uvm_component

# METHODS

#### new

function	now	(string	name,
LUIICCIOII	116 M		
		uvm_component	parent)

Creates and initializes an instance of this class using the normal constructor arguments for uvm\_component: *name* is the name of the instance, and *parent* is the handle to the hierarchical parent, if any.

# uvm\_driver #(REQ,RSP)

The base class for drivers that initiate requests for new transactions via a uvm\_seq\_item\_pull\_port. The ports are typically connected to the exports of an appropriate sequencer component.

This driver operates in pull mode. Its ports are typically connected to the corresponding exports in a pull sequencer as follows:

```
driver.seq_item_port.connect(sequencer.seq_item_export);
driver.rsp_port.connect(sequencer.rsp_export);
```

The *rsp\_port* needs connecting only if the driver will use it to write responses to the analysis export in the sequencer.

#### Summary

uvm driver #	vm_driver #(REQ,RSP)		
_	rivers that initiate requests for new transactions via a		
CLASS HIERARCHY			
uvm_void			
uvm_object			
uvm_report_o	object		
uvm_compon	ent		
uvm_driver;	#(REQ,RSP)		
CLASS DECLARATION			
class uvm_d type REQ type RSP	= uvm_sequence_item,		
Ports			
seq_item_port	Derived driver classes should use this port to request items from the sequencer.		
rsp_port	This port provides an alternate way of sending responses back to the originating sequencer.		
METHODS			
new	Creates and initializes an instance of this class using the normal constructor arguments for uvm_component: name is the name of the instance, and <i>parent</i> is the handle to the hierarchical parent, if any.		

#### Ports

#### seq\_item\_port

Derived driver classes should use this port to request items from the sequencer. They may also use it to send responses back.

#### rsp\_port

This port provides an alternate way of sending responses back to the originating sequencer. Which port to use depends on which export the sequencer provides for connection.

# **M**ETHODS

#### new

function	new	(string	name,	
		uvm_component	parent)	

Creates and initializes an instance of this class using the normal constructor arguments for uvm\_component: *name* is the name of the instance, and *parent* is the handle to the hierarchical parent, if any.


# uvm\_push\_driver #(REQ,RSP)

Base class for a driver that passively receives transactions, i.e. does not initiate requests transactions. Also known as *push* mode. Its ports are typically connected to the corresponding ports in a push sequencer as follows:

```
push_sequencer.req_port.connect(push_driver.req_export);
push_driver.rsp_port.connect(push_sequencer.rsp_export);
```

The *rsp\_port* needs connecting only if the driver will use it to write responses to the analysis export in the sequencer.

#### Summary



# Ports

#### req\_export

This export provides the blocking put interface whose default implementation produces an error. Derived drivers must override *put* with an appropriate implementation (and not call super.put). Ports connected to this export will supply the driver with transactions.

#### rsp\_port

This analysis port is used to send response transactions back to the originating sequencer.

# **M**ETHODS

#### new

function	new	(string	name,
		uvm_component	parent)

Creates and initializes an instance of this class using the normal constructor arguments for uvm\_component: *name* is the name of the instance, and *parent* is the handle to the hierarchical parent, if any.

# uvm\_random\_stimulus #(T)


A general purpose unidirectional random stimulus class.

The uvm\_random\_stimulus class generates streams of T transactions. These streams may be generated by the randomize method of T, or the randomize method of one of its subclasses. The stream may go indefinitely, until terminated by a call to stop\_stimulus\_generation, or we may specify the maximum number of transactions to be generated.

By using inheritance, we can add directed initialization or tidy up after random stimulus generation. Simply extend the class and define the run task, calling super.run() when you want to begin the random stimulus phase of simulation.

While very useful in its own right, this component can also be used as a template for defining other stimulus generators, or it can be extended to add additional stimulus generation methods and to simplify test writing.

#### Summary



#### Ports

#### blocking\_put\_port

The blocking\_put\_port is used to send the generated stimulus to the rest of the testbench.

#### new

Creates a new instance of a specialization of this class. Also, displays the random state obtained from a get\_randstate call. In subsequent simulations, set\_randstate can be called with the same value to reproduce the same sequence of transactions.

#### generate\_stimulus

Generate up to max\_count transactions of type T. If t is not specified, a default instance of T is allocated and used. If t is specified, that transaction is used when randomizing. It must be a subclass of T.

max\_count is the maximum number of transactions to be generated. A value of zero indicates no maximum - in this case, generate\_stimulus will go on indefinitely unless stopped by some other process

The transactions are cloned before they are sent out over the blocking\_put\_port

#### stop\_stimulus\_generation

virtual function void stop\_stimulus\_generation

Stops the generation of stimulus. If a subclass of this method has forked additional processes, those processes will also need to be stopped in an overridden version of this method

# uvm\_subscriber

This class provides an analysis export for receiving transactions from a connected analysis export. Making such a connection "subscribes" this component to any transactions emitted by the connected analysis port.

Subtypes of this class must define the write method to process the incoming transactions. This class is particularly useful when designing a coverage collector that attaches to a monitor.



uvm_subscribe	r
This class provides an analysis export.	analysis export for receiving transactions from a connected
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_report_ob	ject
uvm_componer	It
uvm_subscrib	er
CLASS DECLARATION	
virtual class type T = i ) extends uvm	
Ports	
analysis_export	This export provides access to the write method, which derived subscribers must implement.
METHODS	
new	Creates and initializes an instance of this class using the normal constructor arguments for uvm_component: <i>name</i> is the name of the instance, and <i>parent</i> is the handle to the hierarchical parent, if any.
write	A pure virtual method that must be defined in each subclass.

# Ports

#### analysis\_export

This export provides access to the write method, which derived subscribers must implement.

# **M**ETHODS

#### new

function	new	(string	name,
		uvm_component	parent)

Creates and initializes an instance of this class using the normal constructor arguments for uvm\_component: *name* is the name of the instance, and *parent* is the handle to the hierarchical parent, if any.

#### write

pure virtual function void write(T t)


A pure virtual method that must be defined in each subclass. Access to this method by outside components should be done via the analysis\_export.

#### COMPARATORS

A common function of testbenches is to compare streams of transactions for equivalence. For example, a testbench may compare a stream of transactions from a DUT with expected results.

The UVM library provides a base class called *uvm\_in\_order\_comparator* and two derived classes: *uvm\_in\_order\_built\_in\_comparator* for comparing streams of built-in types and *uvm\_in\_order\_class\_comparator* for comparing streams of class objects.

The *uvm\_algorithmic\_comparator* also compares two streams of transactions, but the transaction streams might be of different type objects. Thus, this comparator will employ a user-defined transformation function to convert one type to another before performing a comparison.



#### Summary

#### Comparators

A common function of testbenches is to compare streams of transactions for equivalence.

The following classes define comparators for objects and built-in types.

#### Contents

Comparators	The following classes define comparators for objects and built-in types.
uvm_in_order_comparator #(T,comp_type,convert,pair_type)	Compares two streams of data objects of the type parameter, T.
uvm_in_order_built_in_comparator #(T)	This class uses the uvm_built_in_* comparison, converter, and pair classes.
uvm_in_order_class_comparator #(T)	This class uses the uvm_class_* comparison, converter, and pair classes.

# uvm\_in\_order\_comparator #(T,comp\_type,convert,pair\_type)

Compares two streams of data objects of the type parameter, T. These transactions may either be classes or built-in types. To be successfully compared, the two streams of data must be in the same order. Apart from that, there are no assumptions made about the relative timing of the two streams of data.

Type parameters

Т	Specifies the type of transactions to be compared.
comp_type	A policy class to compare the two transaction streams. It must provide the method "function bit comp(T a, T b)" which returns <i>TRUE</i> if a and b are the same.
convert	A policy class to convert the transactions being compared to a string. It must provide the method "function string convert2string(T a)".
pair_type	A policy class to allow pairs of transactions to be handled as a single <a href="https://www.object.com">uvm_object</a> type.

Built in types (such as ints, bits, logic, and structs) can be compared using the default values for comp\_type, convert, and pair\_type. For convenience, you can use the subtype, uvm\_in\_order\_built\_in\_comparator #(T) for built-in types.

When T is a uvm\_object, you can use the convenience subtype uvm\_in\_order\_class\_comparator #(T).

Comparisons are commutative, meaning it does not matter which data stream is connected to which export, before\_export or after\_export.

Comparisons are done in order and as soon as a transaction is received from both streams. Internal fifos are used to buffer incoming transactions on one stream until a transaction to compare arrives on the other stream.

#### Summary

uvm\_in\_order\_comparator
#(T,comp\_type,convert,pair\_type)

Compares two streams of data objects of the type	parameter, T.
--	---------------

Ports	
before_export	The export to which one stream of data is written.
after_export	The export to which the other stream of data is written.
pair_ap	The comparator sends out pairs of transactions across this analysis port.
METHODS	
flush	This method sets m_matches and m_mismatches back to zero.

#### Ports

#### before\_export

The export to which one stream of data is written. The port must be connected to an analysis port that will provide such data.

#### after\_export

The export to which the other stream of data is written. The port must be connected to an analysis port that will provide such data.

#### pair\_ap

The comparator sends out pairs of transactions across this analysis port. Both matched and unmatched pairs are published via a pair\_type objects. Any connected analysis export(s) will receive these transaction pairs.

# METHODS

#### flush

virtual function void flush()

This method sets m\_matches and m\_mismatches back to zero. The uvm\_tlm\_fifo::flush takes care of flushing the FIFOs.

# uvm\_in\_order\_built\_in\_comparator #(T)

This class uses the uvm\_built\_in\_\* comparison, converter, and pair classes. Use this class for built-in types (int, bit, string, etc.)

#### Summary

# uvm\_in\_order\_built\_in\_comparator #(T)

This class uses the uvm\_built\_in\_\* comparison, converter, and pair classes.

#### **CLASS HIERARCHY**

uvm\_in\_order\_comparator#(T)

uvm\_in\_order\_built\_in\_comparator#(T)

#### **CLASS DECLARATION**

- class uvm\_in\_order\_built\_in\_comparator #(
- type T = int
  ) extends uvm\_in\_order\_comparator #(T)

# uvm\_in\_order\_class\_comparator #(T)

This class uses the uvm\_class\_\* comparison, converter, and pair classes. Use this class for comparing user-defined objects of type T, which must provide compare() and convert2string() method.

#### **Summary**

# uvm\_in\_order\_class\_comparator #(T)

This class uses the uvm\_class\_\* comparison, converter, and pair classes.

#### **CLASS HIERARCHY**

uvm\_in\_order\_comparator#(T,uvm\_class\_comp#(T),uvm\_class\_converter#(T),uvm\_class\_pair#(T,T))

uvm\_in\_order\_class\_comparator#(T)

#### **CLASS DECLARATION**

```
class uvm_in_order_class_comparator #(
```

```
type T = int
) extends uvm_in_order_comparator #( T , uvm_class_comp #( T ) , uvm_class_converter #(
```

```
T ) , uvm_class_pair \#(T, T) )
```

#### Summary

uvm\_algorithmic\_comparator.svh

**COMPARATORS** A common function of testbenches is to compare streams of transactions for equivalence.

# **C**OMPARATORS

A common function of testbenches is to compare streams of transactions for equivalence. For example, a testbench may compare a stream of transactions from a DUT with expected results.

The UVM library provides a base class called uvm\_in\_order\_comparator #(T,comp\_type,convert,pair\_type) and two derived classes, which are uvm\_in\_order\_built\_in\_comparator #(T) for comparing streams of built-in types and uvm\_in\_order\_class\_comparator #(T) for comparing streams of class objects.

The uvm\_algorithmic\_comparator also compares two streams of transactions; however, the transaction streams might be of different type objects. This device will use a user-written transformation function to convert one type to another before performing a comparison.

# uvm\_algorithmic\_comparator #(BEFORE,AFTER,TRANSFORMER)

Compares two streams of data objects of different types, *BEFORE* and *AFTER*.

The algorithmic comparator is a wrapper around uvm\_in\_order\_class\_comparator #(T). Like the in-order comparator, the algorithmic comparator compares two streams of transactions, the *BEFORE* stream and the *AFTER* stream. It is often the case when two streams of transactions need to be compared that the two streams are in different forms. That is, the type of the *BEFORE* transaction stream is different than the type of the *AFTER* transaction stream.

The uvm\_algorithmic\_comparator's *TRANSFORMER* type parameter specifies the class responsible for converting transactions of type *BEFORE* into those of type *AFTER*. This transformer class must provide a transform() method with the following prototype:

function AFTER transform (BEFORE b);

Matches and mistmatches are reported in terms of the *AFTER* transactions. For more information, see the uvm\_in\_order\_comparator #(T,comp\_type,convert,pair\_type) class.

#### Summary

# uvm\_algorithmic\_comparator #(BEFORE,AFTER,TRANSFORMER)

Compares two streams of data objects of different types, BEFORE and AFTER.

#### **CLASS HIERARCHY**

- uvm\_void
- uvm\_object

uvm\_report\_object

uvm\_component

#### uvm\_algorithmic\_comparator#(BEFORE,AFTER,TRANSFORMER)

#### **CLASS DECLARATION**

```
class uvm_algorithmic_comparator #(
   type BEFORE = int,
   type AFTER = int,
   type TRANSFORMER = int
) extends uvm_component
```

#### Ports

before_export	The export to which a data stream of type BEFORE is sent via a connected analysis port.
after_export	The export to which a data stream of type AFTER is sent via a connected analysis port.
Methods new	Creates an instance of a specialization of this class.

#### Ports

#### before\_export

The export to which a data stream of type BEFORE is sent via a connected analysis port. Publishers (monitors) can send in an ordered stream of transactions against which the transformed BEFORE transactions will (be compared.

#### after\_export

The export to which a data stream of type AFTER is sent via a connected analysis port. Publishers (monitors) can send in an ordered stream of transactions to be transformed and compared to the AFTER transactions.

# METHODS

#### new

 Creates an instance of a specialization of this class. In addition to the standard uvm\_component constructor arguments, *name* and *parent*, the constructor takes a handle to a *transformer* object, which must already be allocated (no null handles) and must implement the transform() method.

# uvm\_pair classes

This section defines container classes for handling value pairs.

#### Contents

uvm_pair classes	This section defines container classes for handling value pairs.
uvm_pair #(T1,T2)	Container holding handles to two objects whose types are specified by the type parameters, T1 and T2.
uvm_built_in_pair #(T1,T2)	Container holding two variables of built-in types (int, string, etc.)

# uvm\_pair #(T1,T2)

Container holding handles to two objects whose types are specified by the type parameters, T1 and T2.

#### **Summary**

uvm_pair #(T1,T2)		
Container hole parameters, T	ding handles to two objects whose types are specified by the type $\Gamma 1$ and $T 2$ .	
Variables T1 first T2	The handle to the first object in the pair The second variable in the pair	
second Метнодs new	Creates an instance of uvm_pair that holds two built-in type values.	

# VARIABLES

#### T1 first

Tl first

The handle to the first object in the pair

#### T2 second

T2 second

The second variable in the pair

#### new

function new (strin	ng name = "",
T1	f = null,
Т2	s = null )

Creates an instance of uvm\_pair that holds two built-in type values. The optional name argument gives a name to the new pair object.

# uvm\_built\_in\_pair #(T1,T2)

Container holding two variables of built-in types (int, string, etc.). The types are specified by the type parameters, T1 and T2.

#### Summary

uvm_built_in_pair #(T1,T2)	
Container holding two variables of built-in	n types (int, string, etc.)
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_transaction	
uvm_built_in_pair#(T1,T2)	
CLASS DECLARATION	
<pre>class uvm_built_in_pair #(     type T1 = int,     T2 = T1 ) extends uvm_transaction</pre>	
Meтнорs new Creates an instance of uvm elements, as provided by t	_pair that holds a handle to two he first two arguments.

# **M**ETHODS

#### new

function new (string name = "")

Creates an instance of uvm\_pair that holds a handle to two elements, as provided by the first two arguments. The optional name argument gives a name to the new pair object.

# **Policy Classes**

Policy classes are used to implement polymorphic operations that differ between built-in types and class-based types. Generic components can then be built that work with either classes or built-in types, depending on what policy class is used.

#### Contents


Policy Classes	Policy classes are used to implement polymorphic operations that differ between built-in types and classbased types.
uvm_built_in_comp #(T)	This policy class is used to compare built-in types.
uvm_built_in_converter #(T)	This policy class is used to convert built-in types to strings.
uvm_built_in_clone #(T)	This policy class is used to clone built-in types via the = operator.
uvm_class_comp #(T)	This policy class is used to compare two objects of the same type.
uvm_class_converter #(T)	This policy class is used to convert a class object to a string.
uvm_class_clone #(T)	This policy class is used to clone class objects.

# uvm\_built\_in\_comp #(T)

This policy class is used to compare built-in types.

Provides a comp method that compares the built-in type, T, for which the == operator is defined.

#### Summary



# uvm\_built\_in\_converter #(T)

This policy class is used to convert built-in types to strings.

Provides a convert2string method that converts the built-in type, T, to a string using the %p format specifier.

#### Summary



# uvm\_built\_in\_clone #(T)

This policy class is used to clone built-in types via the = operator.

Provides a clone method that returns a copy of the built-in type, T.

#### Summary

#### uvm\_built\_in\_clone #(T)

This policy class is used to clone built-in types via the = operator.

**CLASS DECLARATION** 


```
class uvm_built_in_clone #(type T = int)
```

# uvm\_class\_comp #(T)

This policy class is used to compare two objects of the same type.

Provides a comp method that compares two objects of type T. The class T must provide the method "function bit compare(T rhs)", similar to the uvm\_object::compare method.

#### Summary




# uvm\_class\_converter #(T)

This policy class is used to convert a class object to a string.

Provides a convert2string method that converts an instance of type T to a string. The class T must provide the method "function string convert2string()", similar to the uvm\_object::convert2string method.

#### Summary



# uvm\_class\_clone #(T)

This policy class is used to clone class objects.

Provides a clone method that returns a copy of the built-in type, T. The class T must implement the clone method, to which this class delegates the operation. If T is derived from uvm\_object, then T must instead implement uvm\_object::do\_copy, either directly or indirectly through use of the `uvm\_field macros.

#### Summary

uvm_class_clone #(T)		
This policy class is used to clone class objects.		
CLASS DECLARATION		
<pre>class uvm_class_clone #(type T = int)</pre>		

# **Report Macros**

This set of macros provides wrappers around the uvm\_report\_\* Reporting functions. The macros serve two essential purposes:

- To reduce the processing overhead associated with filtered out messages, a check is made against the report's verbosity setting and the action for the id/severity pair before any string formatting is performed. This affects only `uvm\_info reports.
- The `\_\_FILE\_\_ and `\_\_LINE\_\_ information is automatically provided to the underlying uvm\_report\_\* call. Having the file and line number from where a report was issued aides in debug. You can disable display of file and line information in reports by defining UVM\_DISABLE\_REPORT\_FILE\_LINE on the command line.

The macros also enforce a verbosity setting of UVM\_NONE for warnings, errors and fatals so that they cannot be mistakingly turned off by setting the verbosity level too low (warning and errors can still be turned off by setting the actions appropriately).

To use the macros, replace the previous call to uvm\_report\_\* with the corresponding macro.

```
//Previous calls to uvm_report_*
uvm_report_info("MYINF01", $sformatf("val: %0d", val), UVM_LOW);
uvm_report_warning("MYWARN1", "This is a warning");
uvm_report_error("MYERR", "This is an error");
uvm_report_fatal("MYFATAL", "A fatal error has occurred");
```

The above code is replaced by

```
//New calls to `uvm_*
`uvm_info("MYINFO1", $sformatf("val: %0d", val), UVM_LOW)
`uvm_warning("MYWARN1", "This is a warning")
`uvm_error("MYERR", "This is an error")
`uvm_fatal("MYFATAL", "A fatal error has occurred")
```

Macros represent text substitutions, not statements, so they should not be terminated with semi-colons.

#### Summary

Report Macros	
This set of macros provides wrappers around the uvm_report_* Reporting functions.	
Macros	
`uvm_info	Calls uvm_report_info if VERBOSITY is lower than the configured verbosity of the associated reporter.
`uvm_warning	Calls uvm_report_warning with a verbosity of UVM_NONE.
`uvm_error	Calls uvm_report_error with a verbosity of UVM NONE.
`uvm_fatal	Calls uvm_report_fatal with a verbosity of UVM_NONE.
`uvm_info_context	Operates identically to `uvm_info but requires that the context in which the message is printed be

	explicitly supplied as a macro argument.
`uvm_warning_context	Operates identically to `uvm_warning but requires that the context in which the message is printed be explicitly supplied as a macro argument.
`uvm_error_context	Operates identically to `uvm_error but requires that the context in which the message is printed be explicitly supplied as a macro argument.
`uvm_fatal_context	Operates identically to `uvm_fatal but requires that the context in which the message is printed be explicitly supplied as a macro argument.

## MACROS

## `uvm\_info

Calls uvm\_report\_info if *VERBOSITY* is lower than the configured verbosity of the associated reporter. *ID* is given as the message tag and *MSG* is given as the message text. The file and line are also sent to the uvm\_report\_info call.

### `uvm\_warning

Calls uvm\_report\_warning with a verbosity of UVM\_NONE. The message can not be turned off using the reporter's verbosity setting, but can be turned off by setting the action for the message. *ID* is given as the message tag and *MSG* is given as the message text. The file and line are also sent to the uvm\_report\_warning call.

## `uvm\_error

Calls uvm\_report\_error with a verbosity of UVM\_NONE. The message can not be turned off using the reporter's verbosity setting, but can be turned off by setting the action for the message. *ID* is given as the message tag and *MSG* is given as the message text. The file and line are also sent to the uvm\_report\_error call.

#### `uvm\_fatal

Calls uvm\_report\_fatal with a verbosity of UVM\_NONE. The message can not be turned off using the reporter's verbosity setting, but can be turned off by setting the action for the message. *ID* is given as the message tag and *MSG* is given as the message text. The file and line are also sent to the uvm\_report\_fatal call.

#### `uvm\_info\_context

Operates identically to `uvm\_info but requires that the context in which the message is printed be explicitly supplied as a macro argument.

#### `uvm\_warning\_context

Operates identically to `uvm\_warning but requires that the context in which the message is printed be explicitly supplied as a macro argument.

## `uvm\_error\_context

Operates identically to `uvm\_error but requires that the context in which the message is printed be explicitly supplied as a macro argument.

## `uvm\_fatal\_context

Operates identically to `uvm\_fatal but requires that the context in which the message is printed be explicitly supplied as a macro argument.

## Summary

Utility and Field Macros for Components and Objects		
Utility Macros	The utility macros provide implementations of the uvm_object::create method, which is needed for cloning, and the uvm_object::get_type_name method, which is needed for a number of debugging features.	
`uvm_field_utils_begin `uvm_field_utils_end	These macros form a block in which `uvm_field_* macros can be placed.	
`uvm_object_utils `uvm_object_param_utils `uvm_object_utils_begin `uvm_object_param_utils_begin `uvm_object_utils_end	uvm_object-based class declarations may contain one of the above forms of utility macros.	
`uvm_component_utils `uvm_component_param_utils `uvm_component_utils_begin `uvm_component_param_utils_begin `uvm_component_end	uvm_component-based class declarations may contain one of the above forms of utility macros.	
`uvm_object_registry `uvm_component_registry	Register a uvm_object-based class with the factory Registers a uvm_component-based class with the factory	
Field Macros	The `uvm_field_* macros are invoked inside of the `uvm_*_utils_begin and `uvm_*_utils_end macro blocks to form "automatic" implementations of the core data methods: copy, compare, pack, unpack, record, print, and sprint.	
<b>`UVM_FIELD_*</b> MACROS	Macros that implement data operations for scalar properties.	
`uvm_field_int	Implements the data operations for any packed integral property.	
`uvm_field_object	Implements the data operations for an uvm_object-based property.	
`uvm_field_string	Implements the data operations for a string property.	
`uvm_field_enum	Implements the data operations for an enumerated property.	
`uvm_field_real	Implements the data operations for any real property.	
`uvm_field_event	Implements the data operations for an event property.	
<b>`UVM_FIELD_SARRAY_* MACROS</b>	Macros that implement data operations for one-dimensional static array properties.	
`uvm_field_sarray_int	Implements the data operations for a one-dimensional static array of	

	integrals.
`uvm_field_sarray_object	Implements the data operations for a one-dimensional static array of uvm_object-based objects.
`uvm_field_sarray_string	Implements the data operations for a one-dimensional static array of strings.
`uvm_field_sarray_enum	Implements the data operations for a one-dimensional static array of enums.
`UVM_FIELD_ARRAY_ <sup>*</sup> MACROS	Macros that implement data operations for one-dimensional dynamic array properties.
`uvm_field_array_int	Implements the data operations for a one-dimensional dynamic array of integrals.
`uvm_field_array_object	Implements the data operations for a one-dimensional dynamic array of uvm_object-based objects.
`uvm_field_array_string	Implements the data operations for a one-dimensional dynamic array of strings.
`uvm_field_array_enum	Implements the data operations for a one-dimensional dynamic array of enums.
`UVM_FIELD_QUEUE_* MACROS	Macros that implement data operations for dynamic queues.
`uvm_field_queue_int	Implements the data operations for a queue of integrals.
`uvm_field_queue_object	Implements the data operations for a queue of uvm_object-based objects.
`uvm_field_queue_string	Implements the data operations for a queue of strings.
`uvm_field_queue_enum	Implements the data operations for a one-dimensional queue of enums.
`UVM_FIELD_AA_*_STRING MACROS	Macros that implement data operations for associative arrays indexed by <i>string</i> .
`uvm_field_aa_int_string	Implements the data operations for an associative array of integrals indexed by <i>string</i> .
`uvm_field_aa_object_string	Implements the data operations for an associative array of uvm_object-
	based objects indexed by string.
`uvm_field_aa_string_string	Implements the data operations for an associative array of strings indexed by <i>string</i> .
`uvm_field_aa_string_string `uvm_field_aa_*_int macros	Implements the data operations for an associative array of strings
	Implements the data operations for an associative array of strings indexed by <i>string</i> . Macros that implement data operations for associative arrays indexed by an integral type. Implements the data operations for an associative array of uvm_object- based objects indexed by the <i>int</i> data type.
`UVM_FIELD_AA_*_INT MACROS	Implements the data operations for an associative array of strings indexed by <i>string</i> . Macros that implement data operations for associative arrays indexed by an integral type. Implements the data operations for an associative array of uvm_object- based objects indexed by the <i>int</i> data type. Implements the data operations for an associative array of integral types indexed by the <i>int</i> data type.
<pre>`UVM_FIELD_AA_*_INT MACROS `uvm_field_aa_object_int `uvm_field_aa_int_int `uvm_field_aa_int_int_unsigned</pre>	Implements the data operations for an associative array of strings indexed by <i>string</i> . Macros that implement data operations for associative arrays indexed by an integral type. Implements the data operations for an associative array of uvm_object- based objects indexed by the <i>int</i> data type. Implements the data operations for an associative array of integral types indexed by the <i>int</i> data type. Implements the data operations for an associative array of integral types indexed by the <i>int</i> data type. Implements the data operations for an associative array of integral types indexed by the <i>int</i> unsigned data type.
<b>`UVM_FIELD_AA_*_INT MACROS</b> `uvm_field_aa_object_int `uvm_field_aa_int_int	Implements the data operations for an associative array of strings indexed by <i>string</i> . Macros that implement data operations for associative arrays indexed by an integral type. Implements the data operations for an associative array of uvm_object- based objects indexed by the <i>int</i> data type. Implements the data operations for an associative array of integral types indexed by the <i>int</i> data type. Implements the data operations for an associative array of integral types indexed by the <i>int</i> data type. Implements the data operations for an associative array of integral types indexed by the <i>int unsigned</i> data

	an associative array of integral types indexed by the <i>integer unsigned</i> data type.
`uvm_field_aa_int_byte	Implements the data operations for an associative array of integral types indexed by the <i>byte</i> data type.
`uvm_field_aa_int_byte_unsigned	Implements the data operations for an associative array of integral types indexed by the <i>byte unsigned</i> data
`uvm_field_aa_int_shortint	type. Implements the data operations for an associative array of integral types indexed by the <i>shortint</i> data type.
`uvm_field_aa_int_shortint_unsigned	Implements the data operations for an associative array of integral types indexed by the <i>shortint unsigned</i> data type.
`uvm_field_aa_int_longint	Implements the data operations for an associative array of integral types indexed by the <i>longint</i> data type.
`uvm_field_aa_int_longint_unsigned	Implements the data operations for an associative array of integral types indexed by the <i>longint unsigned</i> data
`uvm_field_aa_int_key	type. Implements the data operations for an associative array of integral types indexed by any integral key data type.
`uvm_field_aa_int_enumkey	Implements the data operations for an associative array of integral types indexed by any enumeration key data type.
Recording Macros	The recording macros assist users who implement the uvm_object::do_record method.
	methou
`uvm_record_attribute	Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.
`uvm_record_attribute `uvm_record_field	Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction
`uvm_record_field Packing Macros	Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database. Macro for recording name-value pairs into a transaction recording
`uvm_record_field	Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database. Macro for recording name-value pairs into a transaction recording database. The packing macros assist users who implement the uvm_object::do_pack
`uvm_record_field Packing Macros Packing - With Size Info `uvm_pack_intN	Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database. Macro for recording name-value pairs into a transaction recording database. The packing macros assist users who implement the uvm_object::do_pack method. Pack an integral variable.
`uvm_record_field Раскімд Маскоя Раскімд - With Size Імғо `uvm_pack_intN `uvm_pack_enumN	Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database. Macro for recording name-value pairs into a transaction recording database. The packing macros assist users who implement the uvm_object::do_pack method. Pack an integral variable. Pack an integral variable.
`uvm_record_field Packing Macros Packing - With Size Info `uvm_pack_intN `uvm_pack_enumN `uvm_pack_sarrayN	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> </ul>
`uvm_record_field Packing Macros Packing - With Size Info `uvm_pack_intN `uvm_pack_enumN `uvm_pack_sarrayN `uvm_pack_arrayN	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> <li>Pack a dynamic array of integrals.</li> </ul>
`uvm_record_field Packing Macros Packing - With Size Info `uvm_pack_intN `uvm_pack_enumN `uvm_pack_sarrayN	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> </ul>
`uvm_record_field PACKING MACROS PACKING - WITH SIZE INFO `uvm_pack_intN `uvm_pack_enumN `uvm_pack_sarrayN `uvm_pack_arrayN `uvm_pack_queueN	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> <li>Pack a dynamic array of integrals.</li> </ul>
`uvm_record_field PACKING MACROS PACKING - WITH SIZE INFO `uvm_pack_intN `uvm_pack_enumN `uvm_pack_sarrayN `uvm_pack_arrayN `uvm_pack_queueN PACKING - No SIZE INFO `uvm_pack_int	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> <li>Pack a queue of integrals.</li> <li>Pack an integral variable without having to also specify the bit size.</li> </ul>
`uvm_record_field PACKING MACROS PACKING - WITH SIZE INFO `uvm_pack_intN `uvm_pack_enumN `uvm_pack_sarrayN `uvm_pack_arrayN `uvm_pack_queueN PACKING - No SIZE INFO `uvm_pack_int `uvm_pack_enum	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> <li>Pack a queue of integrals.</li> <li>Pack an integral variable without having to also specify the bit size.</li> <li>Pack an enumeration value.</li> </ul>
`uvm_record_field PACKING MACROS PACKING - WITH SIZE INFO `uvm_pack_intN `uvm_pack_enumN `uvm_pack_sarrayN `uvm_pack_arrayN `uvm_pack_queueN PACKING - No SIZE INFO `uvm_pack_int `uvm_pack_enum `uvm_pack_string	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> <li>Pack a dynamic array of integrals.</li> <li>Pack an integral variable without having to also specify the bit size.</li> <li>Pack a string variable.</li> </ul>
`uvm_record_field PACKING MACROS PACKING - WITH SIZE INFO `uvm_pack_intN `uvm_pack_enumN `uvm_pack_sarrayN `uvm_pack_arrayN `uvm_pack_queueN PACKING - No SIZE INFO `uvm_pack_int `uvm_pack_enum `uvm_pack_real	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> <li>Pack a queue of integrals.</li> <li>Pack an integral variable without having to also specify the bit size.</li> <li>Pack a string variable.</li> <li>Pack a string variable.</li> <li>Pack a numeration value.</li> <li>Pack a string variable.</li> <li>Pack a string variable.</li> </ul>
`uvm_record_field PACKING MACROS PACKING - WITH SIZE INFO `uvm_pack_intN `uvm_pack_enumN `uvm_pack_enumN `uvm_pack_arrayN `uvm_pack_queueN PACKING - No SIZE INFO `uvm_pack_int `uvm_pack_enum `uvm_pack_enum `uvm_pack_real `uvm_pack_sarray	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> <li>Pack a queue of integrals.</li> <li>Pack an integral variable without having to also specify the bit size.</li> <li>Pack a static array without having to also specify the bit size of its elements.</li> </ul>
`uvm_record_field PACKING MACROS PACKING - WITH SIZE INFO `uvm_pack_intN `uvm_pack_enumN `uvm_pack_enumN `uvm_pack_arrayN `uvm_pack_queueN PACKING - No SIZE INFO `uvm_pack_int `uvm_pack_enum `uvm_pack_enum `uvm_pack_string `uvm_pack_real `uvm_pack_sarray `uvm_pack_sarray	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> <li>Pack a dynamic array of integrals.</li> <li>Pack an enumeration value.</li> <li>Pack a static array without having to also specify the bit size of its elements.</li> <li>Pack a dynamic array without having to also specify the bit size of its elements.</li> </ul>
`uvm_record_field Packing Macros Packing - With Size Info `uvm_pack_intN `uvm_pack_enumN `uvm_pack_enumN `uvm_pack_arrayN `uvm_pack_queueN Packing - No Size Info `uvm_pack_enum `uvm_pack_enum `uvm_pack_enum `uvm_pack_string `uvm_pack_real `uvm_pack_sarray `uvm_pack_array `uvm_pack_array	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> <li>Pack a dynamic array of integrals.</li> <li>Pack an integral variable without having to also specify the bit size.</li> <li>Pack a static array without having to also specify the bit size of its elements.</li> <li>Pack a dynamic array without having to also specify the bit size of its elements.</li> </ul>
`uvm_record_field PACKING MACROS PACKING - WITH SIZE INFO `uvm_pack_intN `uvm_pack_enumN `uvm_pack_enumN `uvm_pack_arrayN `uvm_pack_queueN PACKING - No SIZE INFO `uvm_pack_int `uvm_pack_enum `uvm_pack_enum `uvm_pack_string `uvm_pack_real `uvm_pack_sarray `uvm_pack_sarray	<ul> <li>Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.</li> <li>Macro for recording name-value pairs into a transaction recording database.</li> <li>The packing macros assist users who implement the uvm_object::do_pack method.</li> <li>Pack an integral variable.</li> <li>Pack a static array of integrals.</li> <li>Pack a dynamic array of integrals.</li> <li>Pack an enumeration value.</li> <li>Pack a static array without having to also specify the bit size of its elements.</li> <li>Pack a dynamic array without having to also specify the bit size of its elements.</li> <li>Pack a queue without having to also specify the bit size of its elements.</li> </ul>

who implement the
<pre>uvm_object::do_unpack method.</pre>
Unpack into an integral variable.
Unpack enum of type TYPE into VAR.
Unpack a static (fixed) array of integrals.
Unpack into a dynamic array of integrals.
Unpack into a queue of integrals.
Unpack an integral variable without having to also specify the bit size.
Unpack an enumeration value, which requires its type be specified.
Pack a string variable.
Unpack a variable of type real.
Unpack a static array without having to also specify the bit size of its elements.
Unpack a dynamic array without having to also specify the bit size of its elements.
Unpack a queue without having to also specify the bit size of its elements.

# UTILITY MACROS

The utility macros provide implementations of the uvm\_object::create method, which is needed for cloning, and the uvm\_object::get\_type\_name method, which is needed for a number of debugging features. They also register the type with the uvm\_factory, and they implement a *get\_type* method, which is used when configuring the factory. And they implement the virtual uvm\_object::get\_object\_type method for accessing the factory proxy of an allocated object.

Below is an example usage of the utility and field macros. By using the macros, you do not have to implement any of the data methods to get all of the capabilities of an uvm\_object.

```
class mydata extends uvm_object;
string str;
mydata subdata;
int field;
myenum e1;
int queue[$];
`uvm_object_utils_begin(mydata) //requires ctor with default args
`uvm_field_string(str, UVM_DEFAULT)
`uvm_field_object(subdata, UVM_DEFAULT)
`uvm_field_object(subdata, UVM_DEFAULT)
`uvm_field_enum(myenum, e1, UVM_DEFAULT)
`uvm_field_enum(myenum, e1, UVM_DEFAULT)
`uvm_field_queue_int(queue, UVM_DEFAULT)
`uvm_object_utils_end
endclass
```

## `uvm\_field\_utils\_begin

## `uvm\_field\_utils\_end

These macros form a block in which `uvm\_field\_\* macros can be placed. Used as

```
`uvm_field_utils_begin(TYPE)
  `uvm_field_* macros here
`uvm_field_utils_end
```

These macros do NOT perform factory registration, implement get\_type\_name, nor implement the create method. Use this form when you need custom implementations of these two methods, or when you are setting up field macros for an abstract class (i.e. virtual class).

`uvm\_object\_utils

`uvm\_object\_param\_utils

`uvm\_object\_utils\_begin

`uvm\_object\_param\_utils\_begin

## `uvm\_object\_utils\_end

uvm\_object-based class declarations may contain one of the above forms of utility
macros.

For simple objects with no field macros, use

```
`uvm_object_utils(TYPE)
```

For simple objects with field macros, use

```
`uvm_object_utils_begin(TYPE)
  `uvm_field_* macro invocations here
`uvm_object_utils_end
```

For parameterized objects with no field macros, use

`uvm\_object\_param\_utils(TYPE)

For parameterized objects, with field macros, use

```
`uvm_object_param_utils_begin(TYPE)
```

Simple (non-parameterized) objects use the uvm\_object\_utils\* versions, which do the following:

- Implements get\_type\_name, which returns TYPE as a string
- Implements create, which allocates an object of type TYPE by calling its constructor with no arguments. TYPE's constructor, if defined, must have default values on all it arguments.
- Registers the TYPE with the factory, using the string TYPE as the factory lookup string for the type.
- Implements the static get\_type() method which returns a factory proxy object for the type.
- Implements the virtual get\_object\_type() method which works just like the static get\_type() method, but operates on an already allocated object.

Parameterized classes must use the uvm\_object\_param\_utils\* versions. They differ from `uvm\_object\_utils only in that they do not supply a type name when registering the object with the factory. As such, name-based lookup with the factory for parameterized classes is not possible.

The macros with \_begin suffixes are the same as the non-suffixed versions except that they also start a block in which `uvm\_field\_\* macros can be placed. The block must be terminated by `uvm\_object\_utils\_end.

Objects deriving from uvm\_sequence must use the `uvm\_sequence\_\* macros instead of these macros. See <`uvm\_sequence\_utils> for details.

## `uvm\_component\_utils

#### `uvm\_component\_param\_utils

`uvm\_component\_utils\_begin

## `uvm\_component\_param\_utils\_begin

## `uvm\_component\_end

uvm\_component-based class declarations may contain one of the above forms of utility macros.

For simple components with no field macros, use

```
`uvm_component_utils(TYPE)
```

For simple components with field macros, use

For parameterized components with no field macros, use

`uvm\_component\_param\_utils(TYPE)

For parameterized components with field macros, use

`uvm\_component\_param\_utils\_begin(TYPE)
 `uvm\_field\_\* macro invocations here
`uvm\_component\_utils\_end

Simple (non-parameterized) components must use the uvm\_components\_utils\* versions, which do the following:

- Implements get\_type\_name, which returns TYPE as a string.
- Implements create, which allocates a component of type TYPE using a two argument constructor. TYPE's constructor must have a name and a parent argument.
- Registers the TYPE with the factory, using the string TYPE as the factory lookup string for the type.
- Implements the static get\_type() method which returns a factory proxy object for the type.
- Implements the virtual get\_object\_type() method which works just like the static get\_type() method, but operates on an already allocated object.

Parameterized classes must use the uvm\_object\_param\_utils\* versions. They differ from `uvm\_object\_utils only in that they do not supply a type name when registering the object with the factory. As such, name-based lookup with the factory for parameterized classes is not possible.

The macros with \_begin suffixes are the same as the non-suffixed versions except that they also start a block in which `uvm\_field\_\* macros can be placed. The block must be terminated by `uvm\_component\_utils\_end.

## `uvm\_object\_registry

Register a uvm\_object-based class with the factory

`uvm\_object\_registry(T,S)`

Registers a uvm\_object-based class T and lookup string S with the factory. S typically is the name of the class in quotes. The `uvm\_object\_utils family of macros uses this macro.

#### `uvm\_component\_registry

```
`uvm_component_registry(T,S)
```

Registers a uvm\_component-based class T and lookup string S with the factory. S typically is the name of the class in quotes. The `uvm\_object\_utils family of macros uses this macro.

## FIELD MACROS

The `uvm\_field\_\* macros are invoked inside of the `uvm\_\*\_utils\_begin and `uvm\_\*\_utils\_end macro blocks to form "automatic" implementations of the core data methods: copy, compare, pack, unpack, record, print, and sprint. For example:

```
class my_trans extends uvm_transaction;
  string my_string;
  `uvm_object_utils_begin(my_trans)
   `uvm_field_string(my_string, UVM_ALL_ON)
  `uvm_object_utils_end
endclass
```

Each `uvm\_field\_\* macro is named to correspond to a particular data type: integrals, strings, objects, queues, etc., and each has at least two arguments: *ARG* and *FLAG*.

*ARG* is the instance name of the variable, whose type must be compatible with the macro being invoked. In the example, class variable my\_string is of type string, so we use the `uvm\_field\_string macro.

If *FLAG* is set to *UVM\_ALL\_ON*, as in the example, the ARG variable will be included in all data methods. The FLAG, if set to something other than *UVM\_ALL\_ON* or *UVM\_DEFAULT*, specifies which data method implementations will NOT include the given variable. Thus, if *FLAG* is specified as *NO\_COMPARE*, the ARG variable will not affect comparison operations, but it will be included in everything else.

All possible values for FLAG are listed and described below. Multiple flag values can be bitwise ORed together (in most cases they may be added together as well, but care must be taken when using the + operator to ensure that the same bit is not added more than once).

UVM_ALL_ON	Set all operations on (default).
UVM_DEFAULT	Use the default flag settings.
UVM_NOCOPY	Do not copy this field.
UVM_NOCOMPARE	Do not compare this field.
UVM_NOPRINT	Do not print this field.
UVM_NODEFPRINT	Do not print the field if it is the same as its
UVM_NOPACK	Do not pack or unpack this field.
UVM_PHYSICAL	Treat as a physical field. Use physical setting in policy class for this field.
UVM_ABSTRACT	Treat as an abstract field. Use the abstract setting in the policy class for this field.
UVM_READONLY	Do not allow setting of this field from the set_*_local methods.

A radix for printing and recording can be specified by OR'ing one of the following constants in the FLAG argument

UVM_BIN	Print / record the field in binary (base-2).
UVM_DEC	Print / record the field in decimal (base-10).
UVM_UNSIGNED	Print / record the field in unsigned decimal (base-10).
UVM_OCT	Print / record the field in octal (base-8).
UVM_HEX	Print / record the field in hexidecimal (base-16).
UVM_STRING	Print / record the field in string format.
UVM_TIME	Print / record the field in time format.

Radix settings for integral types. Hex is the default radix if none is specified.

## UVM\_FIELD\_\* MACROS

Macros that implement data operations for scalar properties.

## `uvm\_field\_int

Implements the data operations for any packed integral property.

`uvm\_field\_int(ARG,FLAG)

*ARG* is an integral property of the class, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_object

Implements the data operations for an uvm\_object-based property.

`uvm\_field\_object(ARG,FLAG)

*ARG* is an object property of the class, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_string

Implements the data operations for a string property.

```
`uvm_field_string(ARG,FLAG)
```

*ARG* is a string property of the class, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

### `uvm\_field\_enum

Implements the data operations for an enumerated property.

`uvm\_field\_enum(T,ARG,FLAG)

*T* is an enumerated <u>type</u>, *ARG* is an instance of that type, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

#### `uvm\_field\_real

Implements the data operations for any real property.

`uvm\_field\_real(ARG,FLAG)

*ARG* is an real property of the class, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

### `uvm\_field\_event

Implements the data operations for an event property.

`uvm\_field\_event(ARG,FLAG)

*ARG* is an event property of the class, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## UVM\_FIELD\_SARRAY\_\* MACROS

Macros that implement data operations for one-dimensional static array properties.

### `uvm\_field\_sarray\_int

Implements the data operations for a one-dimensional static array of integrals.

`uvm\_field\_sarray\_int(ARG,FLAG)

*ARG* is a one-dimensional static array of integrals, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_sarray\_object

Implements the data operations for a one-dimensional static array of uvm\_object-based objects.

`uvm\_field\_sarray\_object(ARG,FLAG)

*ARG* is a one-dimensional static array of uvm\_object-based objects, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

### `uvm\_field\_sarray\_string

Implements the data operations for a one-dimensional static array of strings.

`uvm\_field\_sarray\_string(ARG,FLAG)

*ARG* is a one-dimensional static array of strings, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

#### `uvm\_field\_sarray\_enum

Implements the data operations for a one-dimensional static array of enums.

`uvm\_field\_sarray\_enum(T,ARG,FLAG)

*T* is a one-dimensional dynamic array of enums <u>type</u>, *ARG* is an instance of that type, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## UVM\_FIELD\_ARRAY\_\* MACROS

Macros that implement data operations for one-dimensional dynamic array properties.

#### Implementation note

lines flagged with empty multi-line comments, /\*\*/, are not needed or need to be different for fixed arrays, which can not be resized. Fixed arrays do not need to pack/unpack their size either, because their size is known; wouldn't hurt though if it allowed code consolidation. Unpacking would necessarily be different. \*/

## `uvm\_field\_array\_int

Implements the data operations for a one-dimensional dynamic array of integrals.

`uvm\_field\_array\_int(ARG,FLAG)

ARG is a one-dimensional dynamic array of integrals, and FLAG is a bitwise OR of one or

more flag settings as described in Field Macros above.

## `uvm\_field\_array\_object

Implements the data operations for a one-dimensional dynamic array of uvm\_objectbased objects.

`uvm\_field\_array\_object(ARG,FLAG)

*ARG* is a one-dimensional dynamic array of uvm\_object-based objects, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_array\_string

Implements the data operations for a one-dimensional dynamic array of strings.

`uvm\_field\_array\_string(ARG,FLAG)

*ARG* is a one-dimensional dynamic array of strings, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

#### `uvm\_field\_array\_enum

Implements the data operations for a one-dimensional dynamic array of enums.

`uvm\_field\_array\_enum(T,ARG,FLAG)

*T* is a one-dimensional dynamic array of enums <u>type</u>, *ARG* is an instance of that type, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## UVM\_FIELD\_QUEUE\_\* MACROS

Macros that implement data operations for dynamic queues.

## `uvm\_field\_queue\_int

Implements the data operations for a queue of integrals.

`uvm\_field\_queue\_int(ARG,FLAG)

*ARG* is a one-dimensional queue of integrals, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_queue\_object

Implements the data operations for a queue of uvm\_object-based objects.

`uvm\_field\_queue\_object(ARG,FLAG)

*ARG* is a one-dimensional queue of uvm\_object-based objects, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_queue\_string

Implements the data operations for a queue of strings.

`uvm\_field\_queue\_string(ARG,FLAG)

*ARG* is a one-dimensional queue of strings, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_queue\_enum

Implements the data operations for a one-dimensional queue of enums.

`uvm\_field\_queue\_enum(T,ARG,FLAG)

*T* is a queue of enums <u>type</u>, *ARG* is an instance of that type, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## UVM\_FIELD\_AA\_\*\_STRING MACROS

Macros that implement data operations for associative arrays indexed by string.

## `uvm\_field\_aa\_int\_string

Implements the data operations for an associative array of integrals indexed by string.

`uvm\_field\_aa\_int\_string(ARG,FLAG)

*ARG* is the name of a property that is an associative array of integrals with string key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_object\_string

Implements the data operations for an associative array of uvm\_object-based objects indexed by *string*.

`uvm\_field\_aa\_object\_string(ARG,FLAG)`

*ARG* is the name of a property that is an associative array of objects with string key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

### `uvm\_field\_aa\_string\_string

Implements the data operations for an associative array of strings indexed by string.

`uvm\_field\_aa\_string\_string(ARG,FLAG)

*ARG* is the name of a property that is an associative array of strings with string key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## UVM\_FIELD\_AA\_\*\_INT MACROS

Macros that implement data operations for associative arrays indexed by an integral type.

## `uvm\_field\_aa\_object\_int

Implements the data operations for an associative array of uvm\_object-based objects indexed by the *int* data type.

`uvm\_field\_aa\_object\_int(ARG,FLAG)

*ARG* is the name of a property that is an associative array of objects with *int* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_int\_int

Implements the data operations for an associative array of integral types indexed by the *int* data type.

`uvm\_field\_aa\_int\_int(ARG,FLAG)

*ARG* is the name of a property that is an associative array of integrals with *int* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_int\_int\_unsigned

Implements the data operations for an associative array of integral types indexed by the *int unsigned* data type.

```
`uvm_field_aa_int_int_unsigned(ARG,FLAG)
```

*ARG* is the name of a property that is an associative array of integrals with *int unsigned* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_int\_integer

Implements the data operations for an associative array of integral types indexed by the *integer* data type.

`uvm\_field\_aa\_int\_integer(ARG,FLAG)

*ARG* is the name of a property that is an associative array of integrals with *integer* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_int\_integer\_unsigned

Implements the data operations for an associative array of integral types indexed by the *integer unsigned* data type.

```
`uvm_field_aa_int_integer_unsigned(ARG,FLAG)
```

*ARG* is the name of a property that is an associative array of integrals with *integer unsigned* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_int\_byte

Implements the data operations for an associative array of integral types indexed by the *byte* data type.

`uvm\_field\_aa\_int\_byte(ARG,FLAG)

*ARG* is the name of a property that is an associative array of integrals with *byte* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_int\_byte\_unsigned

Implements the data operations for an associative array of integral types indexed by the *byte unsigned* data type.

`uvm\_field\_aa\_int\_byte\_unsigned(ARG,FLAG)

*ARG* is the name of a property that is an associative array of integrals with *byte unsigned* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_int\_shortint

Implements the data operations for an associative array of integral types indexed by the *shortint* data type.

`uvm\_field\_aa\_int\_shortint(ARG,FLAG)

*ARG* is the name of a property that is an associative array of integrals with *shortint* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_int\_shortint\_unsigned

Implements the data operations for an associative array of integral types indexed by the *shortint unsigned* data type.

```
`uvm_field_aa_int_shortint_unsigned(ARG,FLAG)
```

*ARG* is the name of a property that is an associative array of integrals with *shortint unsigned* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_int\_longint

Implements the data operations for an associative array of integral types indexed by the *longint* data type.

`uvm\_field\_aa\_int\_longint(ARG,FLAG)

*ARG* is the name of a property that is an associative array of integrals with *longint* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_int\_longint\_unsigned

Implements the data operations for an associative array of integral types indexed by the *longint unsigned* data type.

*ARG* is the name of a property that is an associative array of integrals with *longint unsigned* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## `uvm\_field\_aa\_int\_key

Implements the data operations for an associative array of integral types indexed by any integral key data type.

```
`uvm_field_aa_int_key(long unsigned,ARG,FLAG)
```

*KEY* is the data type of the integral key, *ARG* is the name of a property that is an associative array of integrals, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

### `uvm\_field\_aa\_int\_enumkey

Implements the data operations for an associative array of integral types indexed by any enumeration key data type.

```
`uvm_field_aa_int_longint_unsigned(ARG,FLAG)
```

*ARG* is the name of a property that is an associative array of integrals with *longint unsigned* key, and *FLAG* is a bitwise OR of one or more flag settings as described in Field Macros above.

## **Recording Macros**

The recording macros assist users who implement the uvm\_object::do\_record method. They help ensure that the fields are recorded using a vendor- independent API. Unlike the uvm\_recorder policy, fields recorded using the `uvm\_record\_field macro do not lose type information--they are passed directly to the vendor-specific API. This results in more efficient recording and no artificial limit on bit-widths. See your simulator vendor's documentation for more information on its transaction recording capabilities.

#### `uvm\_record\_attribute

Vendor-independent macro for recording attributes (fields) to a vendor-specific transaction database.

## `uvm\_record\_field

Macro for recording name-value pairs into a transaction recording database. Requires a valid transaction handle, as provided by the uvm\_transaction::begin\_tr and uvm\_component::begin\_tr methods.

# **PACKING MACROS**

The packing macros assist users who implement the uvm\_object::do\_pack method. They help ensure that the pack operation is the exact inverse of the unpack operation. See also Unpacking Macros.

```
virtual function void do_pack(uvm_packer packer);
   `uvm_pack_int(cmd)
   `uvm_pack_int(addr)
   `uvm_pack_array(data)
endfunction
```

The 'N' versions of these macros take a explicit size argument.

# PACKING - WITH SIZE INFO

### `uvm\_pack\_intN

Pack an integral variable.

`uvm\_pack\_intN(VAR,SIZE)

## `uvm\_pack\_enumN

Pack an integral variable.

`uvm\_pack\_enumN(VAR,SIZE)

## `uvm\_pack\_sarrayN

Pack a static array of integrals.

`uvm\_pack\_sarray(VAR,SIZE)

#### `uvm\_pack\_arrayN

Pack a dynamic array of integrals.

## `uvm\_pack\_queueN

Pack a queue of integrals.

`uvm\_pack\_queueN(VAR,SIZE)

# PACKING - NO SIZE INFO

## `uvm\_pack\_int

Pack an integral variable without having to also specify the bit size.

`uvm\_pack\_int(VAR)

## `uvm\_pack\_enum

Pack an enumeration value. Packing does not require its type be specified.

`uvm\_pack\_enum(VAR)

## `uvm\_pack\_string

Pack a string variable.

`uvm\_pack\_string(VAR)

### `uvm\_pack\_real

Pack a variable of type real.

`uvm\_pack\_real(VAR)

#### `uvm\_pack\_sarray

Pack a static array without having to also specify the bit size of its elements.

`uvm\_pack\_sarray(VAR)

#### `uvm\_pack\_array

Pack a dynamic array without having to also specify the bit size of its elements. Array size must be non-zero.

`uvm\_pack\_array(VAR)

#### `uvm\_pack\_queue

Pack a queue without having to also specify the bit size of its elements. Queue must not be empty.

`uvm\_pack\_queue(VAR)

## **UNPACKING MACROS**

The unpacking macros assist users who implement the uvm\_object::do\_unpack method. They help ensure that the unpack operation is the exact inverse of the pack operation. See also Packing Macros.

```
virtual function void do_unpack(uvm_packer packer);
    `uvm_unpack_enum(cmd,cmd_t)
    `uvm_unpack_int(addr)
    `uvm_unpack_array(data)
endfunction
```

The 'N' versions of these macros take a explicit size argument.

# **UNPACKING - WITH SIZE INFO**

#### `uvm\_unpack\_intN

Unpack into an integral variable.

`uvm\_unpack\_intN(VAR,SIZE)

## `uvm\_unpack\_enumN

Unpack enum of type TYPE into VAR.

`uvm\_unpack\_enumN(VAR,SIZE,TYPE)`

## `uvm\_unpack\_sarrayN

Unpack a static (fixed) array of integrals.

`uvm\_unpack\_sarrayN(VAR,SIZE)

## `uvm\_unpack\_arrayN

Unpack into a dynamic array of integrals.

`uvm\_unpack\_arrayN(VAR,SIZE)

## `uvm\_unpack\_queueN

Unpack into a queue of integrals.

`uvm\_unpack\_queue(VAR,SIZE)

## **UNPACKING - NO SIZE INFO**

### `uvm\_unpack\_int

Unpack an integral variable without having to also specify the bit size.

`uvm\_unpack\_int(VAR)

## `uvm\_unpack\_enum

Unpack an enumeration value, which requires its type be specified.

## `uvm\_unpack\_string

Pack a string variable.

`uvm\_unpack\_string(VAR)

### `uvm\_unpack\_real

Unpack a variable of type real.

`uvm\_unpack\_real(VAR)

### `uvm\_unpack\_sarray

Unpack a static array without having to also specify the bit size of its elements.

`uvm\_unpack\_sarray(VAR)

#### `uvm\_unpack\_array

Unpack a dynamic array without having to also specify the bit size of its elements. Array size must be non-zero.

`uvm\_unpack\_array(VAR)

## `uvm\_unpack\_queue

Unpack a queue without having to also specify the bit size of its elements. Queue must not be empty.

`uvm\_unpack\_queue(VAR)

## Summary

Sequence-Related Macros	
SEQUENCE ACTION MACROS	These macros are used to start sequences and sequence items on the default sequencer, <uvm_sequence_base::m_sequencer>.</uvm_sequence_base::m_sequencer>
`uvm_create	This action creates the item or sequence using the factory.
`uvm_do	This macro takes as an argument a uvm_sequence_item variable or object.
`uvm_do_pri	This is the same as `uvm_do except that the sequene item or sequence is executed with the priority specified in the argument
`uvm_do_with	This is the same as `uvm_do except that the constraint block in the 2nd argument is applied to the item or sequence in a randomize with statement before execution.
`uvm_do_pri_with	This is the same as `uvm_do_pri except that the given constraint block is applied to the item or sequence in a randomize with statement before execution.
Sequence on Sequencer Action Macros	These macros are used to start sequences and sequence items on a specific sequencer.
`uvm_create_on	This is the same as `uvm_create except that it also sets the parent sequence to the sequence in which the macro is invoked, and it sets the sequencer to the specified SEQUENCER_REF argument.
`uvm_do_on	This is the same as `uvm_do except that it also sets the parent sequence to the sequence in which the macro is invoked, and it sets the sequencer to the specified SEQUENCER_REF argument.
`uvm_do_on_pri	This is the same as `uvm_do_pri except that it also sets the parent sequence to the sequence in which the macro is invoked, and it sets the sequencer to the specified SEQUENCER_REF argument.
`uvm_do_on_with	This is the same as `uvm_do_with except that it also sets the parent sequence to the sequence in which the macro is invoked, and it sets the sequencer to the specified SEQUENCER_REF argument.
`uvm_do_on_pri_with	This is the same as `uvm_do_pri_with except that it also sets the parent sequence to the sequence in which the macro is invoked, and it sets the sequencer to the specified SEQUENCER_REF argument.
Sequence Action Macros for Pre- Existing Sequences	These macros are used to start sequences and sequence items that have already been allocated, i.e.
`uvm_send	This macro processes the item or sequence that has been created using `uvm_create.
`uvm_send_pri	This is the same as `uvm_send except that the sequene item or sequence is

	executed with the priority specified in the argument.
`uvm_rand_send	This macro processes the item or sequence that has been already been allocated (possibly with `uvm_create).
`uvm_rand_send_pri	This is the same as `uvm_rand_send except that the sequene item or sequence is executed with the priority specified in the argument.
`uvm_rand_send_with	This is the same as `uvm_rand_send except that the given constraint block is applied to the item or sequence in a randomize with statement before execution.
`uvm_rand_send_pri_with	This is the same as `uvm_rand_send_pri except that the given constraint block is applied to the item or sequence in a randomize with statement before execution.
SEQUENCE LIBRARY	
`uvm_add_to_sequence_library	Adds the given sequence TYPE to the given sequence library LIBTYPE
`uvm_sequence_library_utils	Declares the infrastructure needed to define extensions to the <uvm_sequence_library> class.</uvm_sequence_library>
SEQUENCER SUBTYPES `uvm_declare_p_sequencer	

# SEQUENCE ACTION MACROS

These macros are used to start sequences and sequence items on the default sequencer, <uvm\_sequence\_base::m\_sequencer>. The default sequencer is set any number of ways.

- the sequencer handle provided in the <a href="http://www\_sequence\_base::start">uvm\_sequence\_base::start</a> method
- the sequencer used by the parent sequence
- the sequencer that was set using the uvm\_sequence\_item::set\_sequencer method

## `uvm\_create

This action creates the item or sequence using the factory. It intentionally does zero processing. After this action completes, the user can manually set values, manipulate rand\_mode and constraint\_mode, etc.

## `uvm\_do

This macro takes as an argument a uvm\_sequence\_item variable or object. uvm\_sequence\_item's are randomized *at the time* the sequencer grants the do request. This is called late-randomization or late-generation. In the case of a sequence a subsequence is spawned. In the case of an item, the item is sent to the driver through the associated sequencer.

## `uvm\_do\_pri

This is the same as `uvm\_do except that the sequene item or sequence is executed with

the priority specified in the argument

#### `uvm\_do\_with

This is the same as `uvm\_do except that the constraint block in the 2nd argument is applied to the item or sequence in a randomize with statement before execution.

#### `uvm\_do\_pri\_with

This is the same as `uvm\_do\_pri except that the given constraint block is applied to the item or sequence in a randomize with statement before execution.

## SEQUENCE ON SEQUENCER ACTION MACROS

These macros are used to start sequences and sequence items on a specific sequencer. The sequence or item is created and executed on the given sequencer.

#### `uvm\_create\_on

This is the same as `uvm\_create except that it also sets the parent sequence to the sequence in which the macro is invoked, and it sets the sequencer to the specified *SEQUENCER\_REF* argument.

### `uvm\_do\_on

This is the same as `uvm\_do except that it also sets the parent sequence to the sequence in which the macro is invoked, and it sets the sequencer to the specified *SEQUENCER\_REF* argument.

#### `uvm\_do\_on\_pri

This is the same as `uvm\_do\_pri except that it also sets the parent sequence to the sequence in which the macro is invoked, and it sets the sequencer to the specified *SEQUENCER\_REF* argument.

#### `uvm\_do\_on\_with

This is the same as `uvm\_do\_with except that it also sets the parent sequence to the sequence in which the macro is invoked, and it sets the sequencer to the specified *SEQUENCER\_REF* argument. The user must supply brackets around the constraints.

#### `uvm\_do\_on\_pri\_with

This is the same as `uvm\_do\_pri\_with except that it also sets the parent sequence to the sequence in which the macro is invoked, and it sets the sequencer to the specified *SEQUENCER\_REF* argument.

# SEQUENCE ACTION MACROS FOR PRE-EXISTING SEQUENCES

These macros are used to start sequences and sequence items that have already been allocated, i.e. do not need to be created.

### `uvm\_send

This macro processes the item or sequence that has been created using `uvm\_create. The processing is done without randomization. Essentially, an `uvm\_do without the create or randomization.

## `uvm\_send\_pri

This is the same as `uvm\_send except that the sequene item or sequence is executed with the priority specified in the argument.

#### `uvm\_rand\_send

This macro processes the item or sequence that has been already been allocated (possibly with `uvm\_create). The processing is done with randomization. Essentially, an `uvm\_do without the create.

#### `uvm\_rand\_send\_pri

This is the same as `uvm\_rand\_send except that the sequene item or sequence is executed with the priority specified in the argument.

#### `uvm\_rand\_send\_with

This is the same as `uvm\_rand\_send except that the given constraint block is applied to the item or sequence in a randomize with statement before execution.

#### `uvm\_rand\_send\_pri\_with

This is the same as `uvm\_rand\_send\_pri except that the given constraint block is applied to the item or sequence in a randomize with statement before execution.

## SEQUENCE LIBRARY

## `uvm\_add\_to\_sequence\_library

Adds the given sequence *TYPE* to the given sequence library *LIBTYPE* 

Invoke any number of times within a sequence declaration to statically add that sequence to one or more sequence library types. The sequence will then be available for selection and execution in all instances of the given sequencer types.

```
class seqA extends uvm_sequence_base #(simple_item);
function new(string name=`"TYPE`");
super.new(name);
endfunction
`uvm_object_utils(seqA)
`uvm_add_to_seq_lib(seqA, simple_seq_lib_RST)
`uvm_add_to_seq_lib(seqA, simple_seq_lib_CFG)
virtual task body(); \
`uvm_info("SEQ_START", {"Executing sequence '", get_full_name(),
"' (",get_type_name(),")"},UVM_HIGH)
#10;
endtask
endclass
```

#### `uvm\_sequence\_library\_utils

Declares the infrastructure needed to define extensions to the <uvm\_sequence\_library> class. You define new sequence library subtypes to statically specify sequence membership from within sequence definitions. See also `uvm\_add\_to\_sequence\_library for more information.

## **SEQUENCER SUBTYPES**

## `uvm\_declare\_p\_sequencer

`uvm\_declare\_p\_sequencer(SEQUENCER)

This macro is used to declare a variable  $p\_sequencer$  whose type is specified by SEQUENCER.

The example below shows using the the `uvm\_declare\_p\_sequencer macro along with the uvm\_object\_utils macros to set up the sequence but not register the sequence in the sequencer's library.

```
class mysequence extends uvm_sequence#(mydata);
`uvm_object_utils(mysequence)
`uvm_declare_p_sequencer(some_seqr_type)
task body;
    //Access some variable in the user's custom sequencer
    if(p_sequencer.some_variable) begin
    ...
    end
    endtask
endclass
```

#### Summary

uvm_callback_defines.svh	
Callback Macros	
`uvm_register_cb	Registers the given <i>CB</i> callback type with the given $T$ object type.
`uvm_set_super_type	Defines the super type of T to be ST.
`uvm_do_callbacks	Calls the given <i>METHOD</i> of all callbacks of type <i>CB</i> registered with the calling object (i.e.
`uvm_do_obj_callbacks	Calls the given <i>METHOD</i> of all callbacks based on type <i>CB</i> registered with the given object, <i>OBJ</i> , which is or is based on type <i>T</i> .
`uvm_do_callbacks_exit_on	Calls the given <i>METHOD</i> of all callbacks of type <i>CB</i> registered with the calling object (i.e.
`uvm_do_obj_callbacks_exit_on	Calls the given <i>METHOD</i> of all callbacks of type <i>CB</i> registered with the given object <i>OBJ</i> , which must be or be based on type <i>T</i> , and returns upon the first callback that returns the bit value given by <i>VAL</i> .

# **CALLBACK MACROS**

## `uvm\_register\_cb

Registers the given *CB* callback type with the given T object type. If a type-callback pair is not registered then a warning is issued if an attempt is made to use the pair (add, delete, etc.).

The registration will typically occur in the component that executes the given type of callback. For instance:

### `uvm\_set\_super\_type

Defines the super type of T to be ST. This allows for derived class objects to inherit typewide callbacks that are registered with the base class.

The registration will typically occur in the component that executes the given type of callback. For instance:

```
virtual class mycb extend uvm_callback;
virtual function void doit();
endclass
class my_comp extends uvm_component;
    'uvm_register_cb(my_comp,mycb)
    ...
    task run_phase(uvm_phase phase);
    'uvm_do_callbacks(my_comp, mycb, doit())
endtask
endclass
class my_derived_comp extends my_comp;
    'uvm_set_super_type(my_derived_comp,my_comp)
    ...
    task run_phase(uvm_phase phase);
    'uvm_do_callbacks(my_comp, mycb, doit())
endtask
endclass
```

## `uvm\_do\_callbacks

Calls the given *METHOD* of all callbacks of type *CB* registered with the calling object (i.e. *this* object), which is or is based on type *T*.

This macro executes all of the callbacks associated with the calling object (i.e. *this* object). The macro takes three arguments:

- CB is the class type of the callback objects to execute. The class type must have a function signature that matches the METHOD argument.
- T is the type associated with the callback. Typically, an instance of type T is passed as one the arguments in the *METHOD* call.
- METHOD is the method call to invoke, with all required arguments as if they were invoked directly.

#### For example, given the following callback class definition

```
virtual class mycb extends uvm_cb;
    pure function void my_function (mycomp comp, int addr, int data);
endclass
```

#### A component would invoke the macro as

```
task mycomp::run_phase(uvm_phase phase);
    int curr_addr, curr_data;
    ...
    .uvm_do_callbacks(mycb, mycomp, my_function(this, curr_addr, curr_data))
    ...
endtask
```

#### `uvm\_do\_obj\_callbacks

Calls the given *METHOD* of all callbacks based on type *CB* registered with the given object, *OBJ*, which is or is based on type T.

This macro is identical to `uvm\_do\_callbacks macro, but it has an additional *OBJ* argument to allow the specification of an external object to associate the callback with. For example, if the callbacks are being applied in a sequence, *OBJ* could be specified as the associated sequencer or parent sequence.

```
`uvm_do_callbacks(mycb, mycomp, seqr, my_function(seqr, curr_addr,
curr_data))
```

### `uvm\_do\_callbacks\_exit\_on

Calls the given *METHOD* of all callbacks of type *CB* registered with the calling object (i.e. *this* object), which is or is based on type *T*, returning upon the first callback returning the bit value given by *VAL*.

This macro executes all of the callbacks associated with the calling object (i.e. *this* object). The macro takes three arguments:

- CB is the class type of the callback objects to execute. The class type must have a function signature that matches the METHOD argument.
- T is the type associated with the callback. Typically, an instance of type T is passed as one the arguments in the *METHOD* call.
- METHOD is the method call to invoke, with all required arguments as if they were invoked directly.
- VAL, if 1, says return upon the first callback invocation that returns 1. If 0, says return upon the first callback invocation that returns 0.

#### For example, given the following callback class definition

```
virtual class mycb extends uvm_cb;
  pure function bit drop_trans (mycomp comp, my_trans trans);
endclass
```

#### A component would invoke the macro as

#### `uvm\_do\_obj\_callbacks\_exit\_on

Calls the given *METHOD* of all callbacks of type *CB* registered with the given object *OBJ*, which must be or be based on type *T*, and returns upon the first callback that returns

the bit value given by VAL. It is exactly the same as the `uvm\_do\_callbacks\_exit\_on but has a specific object instance (instead of the implicit this instance) as the third argument.

```
...
// Exit with 0 if a callback returns a 1
`uvm_do_callbacks_exit_on(mycomp, mycb, seqr, drop_trans(seqr,trans), 1)
...
```

# **TLM Implementation Port Declaration Macros**

The TLM implemenation declaration macros provide a way for an implementer to provide multiple implemenation ports of the same implementation interface. When an implementation port is defined using the built-in set of imps, there must be exactly one implementation of the interface.

For example, if a component needs to provide a put implemenation then it would have an implementation port defined like:

```
class mycomp extends uvm_component;
  uvm_put_imp#(data_type, mycomp) put_imp;
  ...
  virtual task put (data_type t);
   ...
  endtask
endclass
```

There are times, however, when you need more than one implementation for for an interface. This set of declarations allow you to easily create a new implementation class to allow for multiple implementations. Although the new implementation class is a different class, it can be bound to the same types of exports and ports as the original class. Extending the put example above, lets say that mycomp needs to provide two put implementation ports. In that case, you would do something like:

```
//Define two new put interfaces which are compatible with uvm_put_ports
//and uvm_put_exports.
`uvm_put_imp_decl(_1)
`uvm_put_imp_decl(_2)
class my_put_imp#(type T=int) extends uvm_component;
    uvm_put_imp_1#(T) put_imp1;
    uvm_put_imp_2#(T) put_imp2;
    ...
    function void put_1 (input T t);
    //puts comming into put_imp1
    ...
    endfunction
    function void put_2(input T t);
    //puts comming into put_imp2
    ...
    endfunction
endfunction
endfunction
endflass
```

The important thing to note is that each `uvm\_<interface>\_imp\_decl creates a new class of type uvm\_<interface>\_imp<suffix>, where suffix is the input argument to the macro. For this reason, you will typically want to put these macros in a seperate package to avoid collisions and to allow sharing of the definitions.

#### Summary

TLM Implementation Port Declaration Macros	
The TLM implemenation declaration macros provide a way for an implementer to provide multiple implemenation ports of the same implementation interface.	
Macros `uvm_blocking_put_imp_decl	Define the class uvm_blocking_put_impSFX for providing blocking put implementations.
`uvm_nonblocking_put_imp_decl	Define the class

	uvm_nonblocking_put_impSFX for providing non-blocking put implementations.
`uvm_put_imp_decl	Define the class uvm_put_impSFX for providing both blocking and non- blocking put implementations.
`uvm_blocking_get_imp_decl	Define the class uvm_blocking_get_impSFX for providing blocking get
	implementations.
`uvm_nonblocking_get_imp_decl	Define the class uvm_nonblocking_get_impSFX for providing non-blocking get
	implementations.
`uvm_get_imp_decl	Define the class uvm_get_impSFX for providing both blocking and non- blocking get implementations.
`uvm_blocking_peek_imp_decl	Define the class uvm_blocking_peek_impSFX for providing blocking peek
	implementations.
`uvm_nonblocking_peek_imp_decl	Define the class
	uvm_nonblocking_peek_impSFX for providing non-blocking peek implementations.
`uvm_peek_imp_decl	Define the class uvm_peek_impSFX for providing both blocking and non-blocking peek implementations.
`uvm_blocking_get_peek_imp_decl	Define the class uvm_blocking_get_peek_impSFX for providing the blocking get_peek implemenation.
`uvm_nonblocking_get_peek_imp_decl	Define the class uvm_nonblocking_get_peek_impSFX for providing non-blocking get_peek implemenation.
`uvm_get_peek_imp_decl	Define the class uvm_get_peek_impSFX for providing both blocking and non- blocking get peek implementations.
`uvm_blocking_master_imp_decl	Define the class uvm_blocking_master_impSFX for providing the blocking master implemenation.
`uvm_nonblocking_master_imp_decl	Define the class uvm_nonblocking_master_impSFX for providing the non-blocking
Norman and the state of the state	master implemenation.
`uvm_master_imp_decl	Define the class uvm_master_impSFX for providing both blocking and non-blocking master implementations.
`uvm_blocking_slave_imp_decl	Define the class uvm_blocking_slave_impSFX for providing the blocking slave implemenation.
`uvm_nonblocking_slave_imp_decl	Define the class uvm_nonblocking_slave_impSFX for providing the non-blocking slave implemenation.
`uvm_slave_imp_decl	Define the class uvm_slave_impSFX for providing both blocking and non- blocking slave implementations.
`uvm_blocking_transport_imp_decl	Define the class uvm_blocking_transport_impSFX for providing the blocking transport implemenation.
`uvm_nonblocking_transport_imp_decl	Define the class uvm_nonblocking_transport_impSFX

	for providing the non-blocking transport implemenation.
`uvm_transport_imp_decl	Define the class uvm_transport_impSFX for providing both blocking and non- blocking transport implementations.
`uvm_analysis_imp_decl	Define the class uvm_analysis_impSFX for providing an analysis implementation.

## MACROS

## `uvm\_blocking\_put\_imp\_decl

Define the class  $uvm_blocking_put_impSFX$  for providing blocking put implementations. *SFX* is the suffix for the new class type.

## `uvm\_nonblocking\_put\_imp\_decl

Define the class uvm\_nonblocking\_put\_impSFX for providing non-blocking put implementations. *SFX* is the suffix for the new class type.

## `uvm\_put\_imp\_decl

Define the class uvm\_put\_impSFX for providing both blocking and non-blocking put implementations. *SFX* is the suffix for the new class type.

## `uvm\_blocking\_get\_imp\_decl

Define the class uvm\_blocking\_get\_impSFX for providing blocking get implementations. *SFX* is the suffix for the new class type.

## `uvm\_nonblocking\_get\_imp\_decl

Define the class uvm\_nonblocking\_get\_impSFX for providing non-blocking get implementations. *SFX* is the suffix for the new class type.

## `uvm\_get\_imp\_decl

Define the class uvm\_get\_impSFX for providing both blocking and non-blocking get implementations. *SFX* is the suffix for the new class type.

## `uvm\_blocking\_peek\_imp\_decl

Define the class uvm\_blocking\_peek\_impSFX for providing blocking peek implementations. *SFX* is the suffix for the new class type.

# `uvm\_nonblocking\_peek\_imp\_decl

Define the class uvm\_nonblocking\_peek\_impSFX for providing non-blocking peek implementations. *SFX* is the suffix for the new class type.

# `uvm\_peek\_imp\_decl

Define the class uvm\_peek\_impSFX for providing both blocking and non-blocking peek implementations. *SFX* is the suffix for the new class type.

# `uvm\_blocking\_get\_peek\_imp\_decl

Define the class uvm\_blocking\_get\_peek\_impSFX for providing the blocking get\_peek implemenation.

# `uvm\_nonblocking\_get\_peek\_imp\_decl

Define the class uvm\_nonblocking\_get\_peek\_impSFX for providing non-blocking get\_peek implemenation.

# `uvm\_get\_peek\_imp\_decl

Define the class uvm\_get\_peek\_impSFX for providing both blocking and non-blocking get\_peek implementations. *SFX* is the suffix for the new class type.

### `uvm\_blocking\_master\_imp\_decl

Define the class uvm\_blocking\_master\_impSFX for providing the blocking master implemenation.

# `uvm\_nonblocking\_master\_imp\_decl

Define the class uvm\_nonblocking\_master\_impSFX for providing the non-blocking master implemenation.

# `uvm\_master\_imp\_decl

Define the class uvm\_master\_impSFX for providing both blocking and non-blocking master implementations. *SFX* is the suffix for the new class type.

# `uvm\_blocking\_slave\_imp\_decl

Define the class uvm\_blocking\_slave\_impSFX for providing the blocking slave implemenation.

# `uvm\_nonblocking\_slave\_imp\_decl

Define the class uvm\_nonblocking\_slave\_impSFX for providing the non-blocking slave implemenation.

### `uvm\_slave\_imp\_decl

Define the class uvm\_slave\_impSFX for providing both blocking and non-blocking slave implementations. *SFX* is the suffix for the new class type.

#### `uvm\_blocking\_transport\_imp\_decl

Define the class uvm\_blocking\_transport\_impSFX for providing the blocking transport implemenation.

### `uvm\_nonblocking\_transport\_imp\_decl

Define the class uvm\_nonblocking\_transport\_impSFX for providing the non-blocking transport implemenation.

### `uvm\_transport\_imp\_decl

Define the class uvm\_transport\_impSFX for providing both blocking and non-blocking transport implementations. *SFX* is the suffix for the new class type.

#### `uvm\_analysis\_imp\_decl

Define the class uvm\_analysis\_impSFX for providing an analysis implementation. *SFX* is the suffix for the new class type. The analysis implemenation is the write function. The `uvm\_analysis\_imp\_decl allows for a scoreboard (or other analysis component) to support input from many places. For example:

```
`uvm_analysis_imp_decl(_ingress)
`uvm_analysis_imp_port(_egress)
class myscoreboard extends uvm_component;
  uvm_analysis_imp_ingress#(mydata, myscoreboard) ingress;
uvm_analysis_imp_egress#(mydata, myscoreboard) egress;
mydata ingress_list[$];
  . . .
  function new(string name, uvm_component parent);
     super.new(name,parent);
ingress = new("ingress", this
egress = new("egress", this);
                                     this);
  endfunction
  function void write_ingress(mydata t);
     ingress_list.push_back(t);
  endfunction
  function void write_egress(mydata t);
     find_match_in_ingress_list(t);
  endfunction
  function void find_match_in_ingress_list(mydata t);
     //implement scoreboarding for this particular dut
  endfunction
endclass
```

#### Summary

_
S
ble bits
uvm_reg_cvr_t

# **Register Defines**

# **`UVM\_REG\_ADDR\_WIDTH**

Maximum address width in bits

Default value is 64. Used to define the uvm\_reg\_addr\_t type.

### **`UVM\_REG\_DATA\_WIDTH**

Maximum data width in bits

Default value is 64. Used to define the uvm\_reg\_data\_t type.

# **`UVM\_REG\_BYTENABLE\_WIDTH**

Maximum number of byte enable bits

Default value is one per byte in `UVM\_REG\_DATA\_WIDTH. Used to define the uvm\_reg\_byte\_en\_t type.

# **`UVM\_REG\_CVR\_WIDTH**

Maximum number of bits in a <u>uvm\_reg\_cvr\_t</u> coverage model set.

Default value is 32.

# **Policy Classes**

Each of UVM's policy classes perform a specific task for uvm\_object-based objects: printing, comparing, recording, packing, and unpacking. They are implemented separately from *uvm\_object* so that users can plug in different ways to print, compare, etc. without modifying the object class being operated on. The user can simply apply a different printer or compare "policy" to change how an object is printed or compared.

Each policy class includes several user-configurable parameters that control the operation. Users may also customize operations by deriving new policy subtypes from these base types. For example, the UVM provides four different *uvm\_printer*-based policy classes, each of which print objects in a different format.

- uvm\_printer performs deep printing of uvm\_object-based objects. The UVM provides several subtypes to uvm\_printer that print objects in a specific format: uvm\_table\_printer, uvm\_tree\_printer, and uvm\_line\_printer. Each such printer has many configuration options that goven what and how object members are printed.
- uvm\_comparer performs deep comparison of *uvm\_object*-based objects. Users may configure what is compared and how miscompares are reported.
- uvm\_recorder performs the task of recording *uvm\_object*-based objects to a transaction data base. The implementation is vendor-specific.
- uvm\_packer used to pack (serialize) and unpack uvm\_object-based properties into bit, byte, or int arrays and back again.

# Summary

#### **Policy Classes**

Each of UVM's policy classes perform a specific task for uvm\_object-based objects: printing, comparing, recording, packing, and unpacking.

# uvm\_printer

The uvm\_printer class provides an interface for printing uvm\_objects in various formats. Subtypes of uvm\_printer implement different print formats, or policies.

A user-defined printer format can be created, or one of the following four built-in printers can be used:

- uvm\_printer provides base printer functionality; must be overridden.
- uvm\_table\_printer prints the object in a tabular form.
- uvm\_tree\_printer prints the object in a tree form.
- uvm\_line\_printer prints the information on a single line, but uses the same object separators as the tree printer.

Printers have knobs that you use to control what and how information is printed. These knobs are contained in a separate knob class:

uvm\_printer\_knobs - common printer settings

For convenience, global instances of each printer type are available for direct reference in your testbenches.

- uvm\_default\_tree\_printer
- uvm\_default\_line\_printer
- uvm\_default\_table\_printer
- uvm\_default\_printer (set to default\_table\_printer by default)

When uvm\_object::print and uvm\_object::sprint are called without specifying a printer, the uvm\_default\_printer is used.

### Contents

uvm_printer	The uvm_printer class provides an interface for printing uvm_objects in various formats.
uvm_table_printer	The table printer prints output in a tabular format.
uvm_tree_printer	By overriding various methods of the <a href="http://www.printer.super">uvm_printer</a> super
	class, the tree printer prints output in a tree format.
uvm_line_printer	The line printer prints output in a line format.
uvm_printer_knobs	The <i>uvm_printer_knobs</i> class defines the printer settings available to all printer subtypes.

#### knobs

uvm\_printer\_knobs knobs = new

The knob object provides access to the variety of knobs associated with a specific printer instance.

# METHODS FOR PRINTER USAGE

#### print\_int

virtual function void print\_int (string

uvm_bitstream_t value, int size, uvm_radix_enum radix byte scope_separator	UVM_NORAD]

Prints an integral field.

name	The name of the field.
value	The value of the field.
size	The number of bits of the field (maximum is 4096).
radix	The radix to use for printingthe printer knob for radix is used if no radix is specified.
scope_separator	is used to find the leaf name since many printers only print the leaf name of a field. Typical values for the separator are . (dot) or [ (open bracket).

# print\_object

virtual function void print_object (stri uvm_ byte	_object value,
--	----------------

Prints an object. Whether the object is recursed depends on a variety of knobs, such as the depth knob; if the current depth is at or below the depth setting, then the object is not recursed.

By default, the children of uvm\_components are printed. To turn this behavior off, you must set the uvm\_component::print\_enabled bit to 0 for the specific children you do not want automatically printed.

### print\_string

Prints a string field.

# print\_time

Prints a time value. name is the name of the field, and value is the value to print.

The print is subject to the *\$timeformat* system task for formatting time values.

# print\_string

Prints a string field.

print\_generic

Prints a field having the given name, type\_name, size, and value.

# METHODS FOR PRINTER SUBTYPING

#### emit

virtual function string emit ()

Emits a string representing the contents of an object in a format defined by an extension of this object.

#### format\_row

virtual function string format\_row (uvm\_printer\_row\_info row)

Hook for producing custom output of a single field (row).

#### format\_row

Hook to override base header with a custom header.

#### format\_header

Hook to override base footer with a custom footer.

#### adjust\_name

Prints a field's name, or *id*, which is the full instance name.

The intent of the separator is to mark where the leaf name starts if the printer if configured to print only the leaf name of the identifier.

# print\_array\_header

Prints the header of an array. This function is called before each individual element is printed. print\_array\_footer is called to mark the completion of array printing.

### print\_array\_range

Prints a range using ellipses for values. This method is used when honoring the array knobs for partial printing of large arrays, uvm\_printer\_knobs::begin\_elements and uvm\_printer\_knobs::end\_elements.

This function should be called after begin\_elements have been printed and before end\_elements have been printed.

#### print\_array\_footer

virtual function void print\_array\_footer (int size = )

Prints the header of a footer. This function marks the end of an array print. Generally, there is no output associated with the array footer, but this method lets the printer know that the array printing is complete.


# uvm\_table\_printer

The table printer prints output in a tabular format.

The following shows sample output from the table printer.

```
Type
                        Size
                                   Value
Name
cl
     container -
                                    @1013
d1
          mydata
                                    @1022
          integral
                         32
                                    'hcb8f1c97
v1
                         32
                                    THREE
е1
          enum
          string
                         2
                                    hi
str
          integral
                         12
                                    'h2d
value
```

#### Summary



VARIABLES new	Creates a new instance of <i>uvm_table_printer</i> .	
<b>Метнодs</b> emit	Formats the collected information from prior calls to <i>print_*</i> into table format.	

#### new

function new()

Creates a new instance of *uvm\_table\_printer*.

# METHODS

# emit


```
virtual function string emit()
```

Formats the collected information from prior calls to *print\_\** into table format.

# uvm\_tree\_printer

By overriding various methods of the uvm\_printer super class, the tree printer prints output in a tree format.

The following shows sample output from the tree printer.



# Summary



uvm\_printer

UVM_	tree_printer
	uvm tree printer extends uvm printer
Variables new	Creates a new instance of <i>uvm_tree_printer</i> .
<b>Метнорs</b> emit	Formats the collected information from prior calls to <i>print_*</i> into hierarchical tree format.

#### new

function new()

Creates a new instance of *uvm\_tree\_printer*.

# **M**ETHODS

### emit

virtual function string emit()

Formats the collected information from prior calls to *print\_\** into hierarchical tree format.


# uvm\_line\_printer

The line printer prints output in a line format.

The following shows sample output from the line printer.

```
cl: (container@1013) { dl: (mydata@1022) { vl: 'hcb8flc97 el: THREE str: hi
} value: 'h2d }
```

# Summary



uvm_lii	ne_printer	
class u	uvm_line_printer extends uvm_tree_printer	
VARIABLES		
new	Creates a new instance of uvm_line_printer.	

#### new

function new()

Creates a new instance of *uvm\_line\_printer*. It differs from the <u>uvm\_tree\_printer</u> only in that the output contains no line-feeds and indentation.

# uvm\_printer\_knobs

The *uvm\_printer\_knobs* class defines the printer settings available to all printer subtypes.

### Summary

#### uvm printer knobs The *uvm\_printer\_knobs* class defines the printer settings available to all printer subtypes. **CLASS DECLARATION** class uvm printer knobs VARIABLES header Indicates whether the <print header> function should be called when printing an object. footer Indicates whether the <print footer> function should be called when printing an object. full name Indicates whether <adjust name> should print the full name of an identifier or just the leaf name. identifier Indicates whether <adjust\_name> should print the identifier. Controls whether to print a field's type name. type\_name Controls whether to print a field's size. size depth Indicates how deep to recurse when printing objects. reference Controls whether to print a unique reference ID for object handles. Defines the number of elements at the head of a list to begin elements print. This defines the number of elements at the end of a list end elements that should be printed. prefix Specifies the string prepended to each output line This knob specifies the number of spaces to use for level indent indentation. This setting indicates whether or not the initial object that show\_root is printed (when current depth is 0) prints the full path

name.
This is a file descriptor, or multi-channel descriptor, that specifies where the print output should be directed.
For tree printers only, determines the opening and closing separators used for nested objects.
Indicates whether the radix string ('h, and so on) should be prepended to an integral value when one is printed.
This knob sets the default radix to use for integral values when no radix enum is explicitly supplied to the print_int() method.
This string should be prepended to the value of an integral type when a radix of UVM_DEC is used for the radix of the integral object.
This string should be prepended to the value of an integral type when a radix of UVM_BIN is used for the radix of the integral object.
This string should be prepended to the value of an integral type when a radix of UVM_OCT is used for the radix of the integral object.
This is the string which should be prepended to the value of an integral type when a radix of UVM_UNSIGNED is used for the radix of the integral object.
This string should be prepended to the value of an integral type when a radix of UVM_HEX is used for the radix of the integral object.
Converts the radix from an enumerated to a printable radix according to the radix printing knobs (bin_radix, and so on).

### header

Indicates whether the <print\_header> function should be called when printing an object.

#### footer

```
bit footer = 1
```

Indicates whether the <print\_footer> function should be called when printing an object.

# full\_name

bit full\_name = 0

Indicates whether <adjust\_name> should print the full name of an identifier or just the leaf name.

# identifier

bit identifier = 1	
--------------------	--

Indicates whether <adjust\_name> should print the identifier. This is useful in cases where you just want the values of an object, but no identifiers.

#### type\_name

bit type\_name = 1

Controls whether to print a field's type name.

#### size

bit size = 1

Controls whether to print a field's size.

#### depth

```
int depth = -1
```

Indicates how deep to recurse when printing objects. A depth of -1 means to print everything.

## reference

bit reference = 1

Controls whether to print a unique reference ID for object handles. The behavior of this knob is simulator-dependent.

### begin\_elements

int begin\_elements = 5

Defines the number of elements at the head of a list to print. Use -1 for no max.

### end\_elements

```
int end_elements = 5
```

This defines the number of elements at the end of a list that should be printed.

# prefix

string prefix = ""

Specifies the string prepended to each output line

#### indent

int indent = 2

This knob specifies the number of spaces to use for level indentation. The default level indentation is two spaces.

#### show\_root

bit show root = $0$	bit	show	root	=	0
---------------------	-----	------	------	---	---

This setting indicates whether or not the initial object that is printed (when current depth is 0) prints the full path name. By default, the first object is treated like all other objects and only the leaf name is printed.

#### mcd

```
int mcd = UVM_STDOUT
```

This is a file descriptor, or multi-channel descriptor, that specifies where the print output should be directed.

By default, the output goes to the standard output of the simulator.

#### separator

string separator = "{}"

For tree printers only, determines the opening and closing separators used for nested objects.

#### show\_radix

```
bit show_radix = 1
```

Indicates whether the radix string ('h, and so on) should be prepended to an integral value when one is printed.

### default\_radix

```
uvm_radix_enum default_radix = UVM_HEX
```

This knob sets the default radix to use for integral values when no radix enum is explicitly supplied to the print\_int() method.

# dec\_radix

string dec\_radix = "'d"

This string should be prepended to the value of an integral type when a radix of  $UVM\_DEC$  is used for the radix of the integral object.

When a negative number is printed, the radix is not printed since only signed decimal values can print as negative.

#### bin\_radix

```
string bin_radix = "'b"
```

This string should be prepended to the value of an integral type when a radix of UVM\_BIN is used for the radix of the integral object.

#### oct\_radix

```
string oct_radix = "'o"
```

This string should be prepended to the value of an integral type when a radix of UVM\_OCT is used for the radix of the integral object.

# unsigned\_radix

```
string unsigned_radix = "'d"
```

This is the string which should be prepended to the value of an integral type when a radix of UVM\_UNSIGNED is used for the radix of the integral object.

# hex\_radix

string hex\_radix = "'h"

This string should be prepended to the value of an integral type when a radix of UVM\_HEX is used for the radix of the integral object.

# METHODS

#### get\_radix\_str

function string get\_radix\_str(uvm\_radix\_enum radix)

Converts the radix from an enumerated to a printable radix according to the radix printing knobs (bin\_radix, and so on).

# uvm\_comparer

The uvm\_comparer class provides a policy object for doing comparisons. The policies determine how miscompares are treated and counted. Results of a comparison are stored in the comparer object. The uvm\_object::compare and uvm\_object::do\_compare methods are passed an uvm\_comparer policy object.

uvm_comparer	
	ss provides a policy object for doing comparisons.
	ss provides a policy object for doing comparisons.
CLASS DECLARATION	
class uvm_com	parer
VARIABLES	
policy	Determines whether comparison is UVM_DEEP, UVM_REFERENCE, or UVM_SHALLOW.
show_max	Sets the maximum number of messages to send to the messager for miscompares of an object.
verbosity	Sets the verbosity for printed messages.
sev	Sets the severity for printed messages.
miscompares	This string is reset to an empty string when a comparison is started.
physical	This bit provides a filtering mechanism for fields.
abstract	This bit provides a filtering mechanism for fields.
check_type	This bit determines whether the type, given by <pre>uvm_object::get_type_name, is used to verify that the types of two objects are the same.</pre>
result	This bit stores the number of miscompares for a given compare operation.
Methods	
compare field	Compares two integral values.
compare_field_int	This method is the same as compare_field except that the arguments are small integers, less than or equal to 64 bits.
compare_field_real	This method is the same as compare_field except that the arguments are real numbers.
compare_object	Compares two class objects using the policy knob to determine whether the comparison should be deep, shallow, or reference.
compare_string	Compares two string variables.
print_msg	Causes the error count to be incremented and the message, <i>msg</i> , to be appended to the miscompares string (a newline is used to separate messages).

# VARIABLES

# policy

uvm\_recursion\_policy\_enum policy = UVM\_DEFAULT\_POLICY

Determines whether comparison is UVM\_DEEP, UVM\_REFERENCE, or UVM\_SHALLOW.

#### show\_max

int unsigned show\_max = 1

Sets the maximum number of messages to send to the messager for miscompares of an object.

#### verbosity

```
int unsigned verbosity = UVM_LOW
```

Sets the verbosity for printed messages.

The verbosity setting is used by the messaging mechanism to determine whether messages should be suppressed or shown.

#### sev

```
uvm_severity sev = UVM_INFO
```

Sets the severity for printed messages.

The severity setting is used by the messaging mechanism for printing and filtering messages.

### miscompares

string miscompares = ""

This string is reset to an empty string when a comparison is started.

The string holds the last set of miscompares that occurred during a comparison.

# physical

bit physical = 1

This bit provides a filtering mechanism for fields.

The abstract and physical settings allow an object to distinguish between two different classes of fields.

It is up to you, in the uvm\_object::do\_compare method, to test the setting of this field if you want to use the physical trait as a filter.

#### abstract

bit abstract = 1

This bit provides a filtering mechanism for fields.

The abstract and physical settings allow an object to distinguish between two different classes of fields.

It is up to you, in the uvm\_object::do\_compare method, to test the setting of this field if you want to use the abstract trait as a filter.

#### check\_type

```
bit check_type = 1
```

This bit determines whether the type, given by uvm\_object::get\_type\_name, is used to verify that the types of two objects are the same.

This bit is used by the compare\_object method. In some cases it is useful to set this to 0 when the two operands are related by inheritance but are different types.

#### result

```
int unsigned result = 0
```

This bit stores the number of miscompares for a given compare operation. You can use the result to determine the number of miscompares that were found.

# **M**ETHODS

#### compare\_field

Compares two integral values.

The *name* input is used for purposes of storing and printing a miscompare.

The left-hand-side *lhs* and right-hand-side *rhs* objects are the two objects used for comparison.

The size variable indicates the number of bits to compare; size must be less than or equal to 4096.

The radix is used for reporting purposes, the default radix is hex.

#### compare\_field\_int

virtual	function	bit	compare_field_int	(string logic[63:0] logic[63:0] int uvm_radix_enum	name, lhs, rhs, size, radix	_	ITTM NORADIY)
				uviii_raurx_enuiii	Lauly	_	UVM_NORADIA)

This method is the same as compare\_field except that the arguments are small integers, less than or equal to 64 bits. It is automatically called by compare\_field if the operand size is less than or equal to 64.

#### compare\_field\_real

```
virtual function bit compare_field_real (string name,
real lhs,
real rhs )
```

This method is the same as compare\_field except that the arguments are real numbers.

#### compare\_object

```
virtual function bit compare_object (string name,
uvm_object lhs,
uvm_object rhs )
```

Compares two class objects using the policy knob to determine whether the comparison should be deep, shallow, or reference.

The name input is used for purposes of storing and printing a miscompare.

The *lhs* and *rhs* objects are the two objects used for comparison.

The *check\_type* determines whether or not to verify the object types match (the return from *lhs.get\_type\_name()* matches *rhs.get\_type\_name()*).

#### compare\_string

```
virtual function bit compare_string (string name,
string lhs,
string rhs )
```

Compares two string variables.

The *name* input is used for purposes of storing and printing a miscompare.

The *lhs* and *rhs* objects are the two objects used for comparison.

#### print\_msg

```
function void print_msg (string msg)
```

Causes the error count to be incremented and the message, *msg*, to be appended to the miscompares string (a newline is used to separate messages).

If the message count is less than the show\_max setting, then the message is printed to standard-out using the current verbosity and severity settings. See the verbosity and sev variables for more information.

# uvm\_recorder

The uvm\_recorder class provides a policy object for recording uvm\_objects. The policies determine how recording should be done.

A default recorder instance, uvm\_default\_recorder, is used when the uvm\_object::record is called without specifying a recorder.

### Summary

uvm_recorder	s provides a policy object for recording uvm_objects.	
—		
CLASS DECLARATION		
class uvm_rec	order	
VARIABLES		
tr handle	This is an integral handle to a transaction object.	
default_radix	This is the default radix setting if record_field is called without a radix.	
physical	This bit provides a filtering mechanism for fields.	
abstract	This bit provides a filtering mechanism for fields.	
identifier	This bit is used to specify whether or not an object's reference should be recorded when the object is recorded.	
recursion_policy	Sets the recursion policy for recording objects.	
Methods		
record_field	Records an integral field (less than or equal to 4096 bits).	
record_field_real	Records an real field.	
record_object	Records an object field.	
record_string	Records a string field.	
record_time	Records a time value.	
record_generic	Records the <i>name-value</i> pair, where <i>value</i> has been converted to a string.	

# VARIABLES

# tr\_handle

integer tr\_handle = 0

This is an integral handle to a transaction object. Its use is vendor specific.

A handle of 0 indicates there is no active transaction object.

# default\_radix

uvm\_radix\_enum default\_radix = UVM\_HEX

This is the default radix setting if record\_field is called without a radix.

# physical

bit physical = 1

This bit provides a filtering mechanism for fields.

The abstract and physical settings allow an object to distinguish between two different classes of fields.

It is up to you, in the uvm\_object::do\_record method, to test the setting of this field if you want to use the physical trait as a filter.

#### abstract

bit abstract = 1

This bit provides a filtering mechanism for fields.

The abstract and physical settings allow an object to distinguish between two different classes of fields.

It is up to you, in the uvm\_object::do\_record method, to test the setting of this field if you want to use the abstract trait as a filter.

#### identifier

```
bit identifier = 1
```

This bit is used to specify whether or not an object's reference should be recorded when the object is recorded.

### recursion\_policy

uvm\_recursion\_policy\_enum policy = UVM\_DEFAULT\_POLICY

Sets the recursion policy for recording objects.

The default policy is deep (which means to recurse an object).

# METHODS

### record\_field

virtual	function	void	record_field	(string	name,	
				uvm_bitstream_t	value,	
					size,	
				uvm_radix_enum	radix	= UVM_NORADIX)

Records an integral field (less than or equal to 4096 bits). *name* is the name of the field.

*value* is the value of the field to record. *size* is the number of bits of the field which apply. *radix* is the uvm\_radix\_enum to use.

#### record\_field\_real

virtual function void record\_field\_real (string name, real value)

Records an real field. *value* is the value of the field to record.

# record\_object

```
virtual function void record_object (string name,
uvm_object value)
```

Records an object field. *name* is the name of the recorded field.

This method uses the recursion\_policy to determine whether or not to recurse into the object.

## record\_string

virtual function void record\_string (string name, string value)

Records a string field. *name* is the name of the recorded field.

#### record\_time

```
virtual function void record_time (string name,
time value)
```

Records a time value. name is the name to record to the database.

### record\_generic

virtual function void record\_generic (string name, string value)

Records the *name-value* pair, where *value* has been converted to a string. For example:

```
recorder.record_generic("myvar",$sformatf("%0d",myvar));
```

# uvm\_packer

The uvm\_packer class provides a policy object for packing and unpacking uvm\_objects. The policies determine how packing and unpacking should be done. Packing an object causes the object to be placed into a bit (byte or int) array. If the `uvm\_field\_\* macro are used to implement pack and unpack, by default no metadata information is stored for the packing of dynamic objects (strings, arrays, class objects).

# Summary

uvm_packer         The uvm_packer class provides a policy object for packing and unpacking uvm_objects.         Packs         Packs         pack_field       Packs an integral value (less than or equal to 4096 bits) into the pack array.         pack_field_int       Packs the integral value (less than or equal to 64 bits) into the pack array.         pack_field_int       Packs a time value as 64 bits into the pack array.         pack_triang       Packs a time value as 64 bits into the pack array.         pack_real       Packs a real value as 64 bits into the pack array.         pack_real       Packs a nobject value into the pack array.         pack_real       Packs a nobject value into the pack array.         pack_field_int       Unpacks a time value as 64 bits into the pack array.         upack_field_int       Unpacks bits from the pack array and returns the bit-stream that was unpacked.         unpack_field_int       Unpacks bits from the pack array and returns the bit-stream that was unpacked.         unpack_field_int       Unpacks bits of the pack array and places them into a time variable.         unpack_field       Unpacks the next 64 bits of the pack array and places them into a real variable.         unpack_clipert       Unpacks a filtering mechanism for fields.         unpack_size       This bit provides a filtering mechanism for fields.         abstract       This bit provides a fi						
uvm_objects.         Packing         pack_field       Packs an integral value (less than or equal to 4096 bits) into the packed array.         pack_field_int       Packs the integral value (less than or equal to 64 bits) into the pack array.         pack_field_int       Packs a tring value into the pack array.         pack_time       Packs a tring value into the pack array.         pack_real       Packs a real value as 64 bits into the pack array.         pack_real       Packs a nobject value into the pack array.         pack_real       Packs an object value into the pack array.         pack_real       Packs a tring value into the pack array.         upack_field_int       Unpacks bits from the pack array and returns the pack at the next 4-bit chunk of the pack array and returns the bit-stream that was unpacked.         unpack_field       Unpacks bits from the pack array and returns the bit-stream that was unpacked.         unpack_field       Unpacks bits from the pack array and places them into a time variable.         unpack_real       Unpacks an object and stores the result into value.         get_packed_size       Returns the number of bits that were packed.         vmpack_real       This bit provides a filtering mechanism for fields.         them into a real variable.       Unpacks at the number of bits that were packed.         unpack_real       Unpacks an object and stores the result into value.	uvm_packer					
pack_fieldPacks an integral value (less than or equal to 4096 bits) into the packed array.pack_field_intPacks the integral value (less than or equal to 64 bits) into the pack array.pack_stringPacks a string value into the pack array.pack_timePacks a time value as 64 bits into the pack array.pack_realPacks a real value as 64 bits into the pack array.pack_realPacks a real value as 64 bits into the pack array.pack_realPacks a nobject value into the pack array.pack_realPacks a nobject value into the pack array.upack_field_intThis method is used during unpack operations to peek at the next 4-bit chunk of the pack data and determine if it is 0.unpack_field_intUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_fieldUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_realUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed.VARIABLESThis bit provides a filtering mechanism for fields.physicalThis bit provides a filtering mechanism for fields.use_metadataThis bit determines the order that integral data is packed (using unpack_field, unck_field_int, pack_time, or pack_areal) and how the data is unpacked from the pack array (using unpack_field, unck_field_int, pack_time, or						
into the packed array.pack_field_intPacks the integral value (less than or equal to 64 bits) into the pack array.pack_stringPacks a string value into the pack array.pack_timePacks a time value as 64 bits into the pack array.pack_realPacks a real value as 64 bits into the pack array.pack_objectPacks a nobject value into the pack array.unpack_objectPacks a nobject value into the pack array.unpack_field_intThis method is used during unpack operations to peek at the next 4-bit chunk of the pack data and determine if it is 0.unpack_fieldUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_timeUnpacks a string.unpack_timeUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_fieldUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_fieldUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_fieldUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeThis bit provides a filtering mechanism for fields.abstractThis bit provides a filtering mechanism for fields.use_metadataThis bit determines the order that integral data is packed (using unpack_field, unpack_field_int, pack_field_int, pack_field_int, pack_field_int,	Packing					
into the packed array.pack_field_intPacks the integral value (less than or equal to 64 bits) into the pack array.pack_stringPacks a string value into the pack array.pack_timePacks a time value as 64 bits into the pack array.pack_realPacks a real value as 64 bits into the pack array.pack_objectPacks a nobject value into the pack array.unpack_objectPacks a nobject value into the pack array.unpack_field_intThis method is used during unpack operations to peek at the next 4-bit chunk of the pack data and determine if it is 0.unpack_fieldUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_timeUnpacks a string.unpack_timeUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_fieldUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_fieldUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_fieldUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeThis bit provides a filtering mechanism for fields.abstractThis bit provides a filtering mechanism for fields.use_metadataThis bit determines the order that integral data is packed (using unpack_field, unpack_field_int, pack_field_int, pack_field_int, pack_field_int,	nack field	Dacks an integral value (loss than or equal to 4006 bits)				
into the pack array.pack_stringPacks a string value into the pack array.pack_timePacks a time value as 64 bits into the pack array.pack_realPacks a real value as 64 bits into the pack array.pack_objectPacks a real value as 64 bits into the pack array.pack_objectPacks an object value into the pack array.UNPACKINGis_nullis_nullThis method is used during unpack operations to peek at the next 4-bit chunk of the pack data and determine if it is 0.unpack_field_intUnpacks bits from the pack array and returns the bit-stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit-stream that was unpacked.unpack_timeUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_realUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed.VARIABLESThis bit provides a filtering mechanism for fields.physicalThis bit provides a filtering mechanism for fields.abstractThis bit determines the order that integral data is packed (using pack_field_int, pack_field_int, pack_field_int, pack_field_int, pack_field_int, pack_field_int, pack_field_int,	• –	into the packed array.				
pack_timePacks a time value as 64 bits into the pack array.pack_realPacks a real value as 64 bits into the pack array.pack_objectPacks an object value into the pack array. <b>UNPACKING</b> is_nullis_nullThis method is used during unpack operations to peek at the next 4-bit chunk of the pack data and determine if it is 0.unpack_field_intUnpacks bits from the pack array and returns the bit-stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit-stream that was unpacked.unpack_stringUnpacks a string.unpack_realUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed. <b>VARIABLES</b> This bit provides a filtering mechanism for fields.physicalThis bit provides a filtering mechanism for fields.abstractThis bit determines the order that integral data is packed (using pack_field_int, pack_field_int, pack_field_int, pack_field_int, array (using unpack_field, unpack_field_int, stress)	pack_field_int					
pack_timePacks a time value as 64 bits into the pack array.pack_realPacks a real value as 64 bits into the pack array.pack_objectPacks an object value into the pack array. <b>UNPACKING</b> is_nullis_nullThis method is used during unpack operations to peek at the next 4-bit chunk of the pack data and determine if it is 0.unpack_field_intUnpacks bits from the pack array and returns the bit-stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit-stream that was unpacked.unpack_stringUnpacks a string.unpack_realUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed. <b>VARIABLES</b> This bit provides a filtering mechanism for fields.physicalThis bit provides a filtering mechanism for fields.abstractThis bit determines the order that integral data is packed (using pack_field_int, pack_field_int, pack_field_int, pack_field_int, array (using unpack_field, unpack_field_int, stress)	pack string	Packs a string value into the pack array.				
pack_real pack_objectPacks a real value as 64 bits into the pack array.pack_objectPacks an object value into the pack array.UNPACKINGIsis_nullThis method is used during unpack operations to peek at the next 4-bit chunk of the pack data and determine if it is 0.unpack_field_intUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_stringUnpacks a string.unpack_timeUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_realUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed.VariablesThis bit provides a filtering mechanism for fields.abstractThis bit provides a filtering mechanism for fields.big_endianThis bit determines the order that integral data is packed (using unpack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,						
pack_object       Packs an object value into the pack array.         UNPACKING       is_null       This method is used during unpack operations to peek at the next 4-bit chunk of the pack data and determine if it is 0.         unpack_field_int       Unpacks bits from the pack array and returns the bit-stream that was unpacked.         unpack_field       Unpacks bits from the pack array and returns the bit-stream that was unpacked.         unpack_field       Unpacks bits from the pack array and returns the bit-stream that was unpacked.         unpack_string       Unpacks a string.         unpack_time       Unpacks the next 64 bits of the pack array and places them into a time variable.         unpack_real       Unpacks the next 64 bits of the pack array and places them into a real variable.         unpack_object       Unpacks an object and stores the result into value.         get_packed_size       Returns the number of bits that were packed.         Variables       This bit provides a filtering mechanism for fields.         abstract       This bit provides a filtering mechanism for fields.         use_metadata       This bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,						
UNPACKINGis_nullThis method is used during unpack operations to peek at the next 4-bit chunk of the pack data and determine if it is 0.unpack_field_intUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_stringUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_stringUnpacks a string.unpack_timeUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_realUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed.VARIABLESThis bit provides a filtering mechanism for fields.physicalThis bit provides a filtering mechanism for fields.use_metadataThis flag indicates whether to encode metadata when unpacking.big_endianThis bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,						
is_nullThis method is used during unpack operations to peek at the next 4-bit chunk of the pack data and determine if it is 0.unpack_field_intUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_stringUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_stringUnpacks a string.unpack_timeUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_realUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed.VARIABLESThis bit provides a filtering mechanism for fields.physicalThis bit provides a filtering mechanism for fields.use_metadataThis bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	pack_object	Packs all object value into the pack allay.				
the next 4-bit chunk of the pack data and determine if it is 0.unpack_field_intUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_stringUnpacks a string.unpack_timeUnpacks a string.unpack_realUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_objectUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed.VARIABLESThis bit provides a filtering mechanism for fields.physicalThis bit provides a filtering mechanism for fields.use_metadataThis bit gindicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.big_endianThis bit determines the order that integral data is packed (using pack_field, pack_field, unpack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	UNPACKING					
stream that was unpacked.unpack_fieldUnpacks bits from the pack array and returns the bit- stream that was unpacked.unpack_stringUnpacks a string.unpack_timeUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_realUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed.VARIABLESThis bit provides a filtering mechanism for fields.abstractThis bit provides a filtering mechanism for fields.use_metadataThis flag indicates whether to encode metadata when unpacking.big_endianThis bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	is_null	the next 4-bit chunk of the pack data and determine if it				
stream that was unpacked.unpack_stringUnpacks a string.unpack_timeUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_realUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed.VARIABLESThis bit provides a filtering mechanism for fields.abstractThis bit provides a filtering mechanism for fields.use_metadataThis flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.big_endianThis bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	unpack_field_int					
unpack_timeUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_realUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed.VARIABLESThis bit provides a filtering mechanism for fields.abstractThis bit provides a filtering mechanism for fields.use_metadataThis flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.big_endianThis bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	unpack_field	· · · · · ·				
unpack_timeUnpacks the next 64 bits of the pack array and places them into a time variable.unpack_realUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed.VARIABLESThis bit provides a filtering mechanism for fields.abstractThis bit provides a filtering mechanism for fields.use_metadataThis flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.big_endianThis bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	unpack string	Unpacks a string.				
unpack_realUnpacks the next 64 bits of the pack array and places them into a real variable.unpack_objectUnpacks an object and stores the result into value.get_packed_sizeReturns the number of bits that were packed.VARIABLESThis bit provides a filtering mechanism for fields.abstractThis bit provides a filtering mechanism for fields.use_metadataThis flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.big_endianThis bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,		Unpacks the next 64 bits of the pack array and places				
unpack_object get_packed_sizeUnpacks an object and stores the result into value. Returns the number of bits that were packed.VARIABLES physical abstractThis bit provides a filtering mechanism for fields. This bit provides a filtering mechanism for fields.use_metadataThis flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.big_endianThis bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	unpack_real	Unpacks the next 64 bits of the pack array and places				
get_packed_size       Returns the number of bits that were packed.         VARIABLES       physical       This bit provides a filtering mechanism for fields.         abstract       This bit provides a filtering mechanism for fields.         use_metadata       This flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.         big_endian       This bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	unnack object	Unnacks an object and stores the result into value				
VARIABLES         physical       This bit provides a filtering mechanism for fields.         abstract       This bit provides a filtering mechanism for fields.         use_metadata       This flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.         big_endian       This bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,						
physicalThis bit provides a filtering mechanism for fields.abstractThis bit provides a filtering mechanism for fields.use_metadataThis flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.big_endianThis bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	get_packed_size	Returns the humber of bits that were packed.				
abstract       This bit provides a filtering mechanism for fields.         use_metadata       This flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.         big_endian       This bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	VARIABLES					
abstract       This bit provides a filtering mechanism for fields.         use_metadata       This flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.         big_endian       This bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	physical	This bit provides a filtering mechanism for fields.				
use_metadataThis flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking.big_endianThis bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,						
<ul> <li>packing dynamic data, or to decode metadata when unpacking.</li> <li>big_endian</li> <li>This bit determines the order that integral data is packed (using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,</li> </ul>						
(using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,	use_metadata	packing dynamic data, or to decode metadata when				
	big_endian	(using pack_field, pack_field_int, pack_time, or pack_real) and how the data is unpacked from the pack array (using unpack_field, unpack_field_int,				

# PACKING

# pack\_field

virtual function void pack\_field (uvm\_bitstream\_t value,

int si	.ze )
--------	-------

Packs an integral value (less than or equal to 4096 bits) into the packed array. *size* is the number of bits of *value* to pack.

### pack\_field\_int

Packs the integral value (less than or equal to 64 bits) into the pack array. The *size* is the number of bits to pack, usually obtained by *\$bits*. This optimized version of pack\_field is useful for sizes up to 64 bits.

#### pack\_string

```
virtual function void pack_string (string value)
```

Packs a string value into the pack array.

When the metadata flag is set, the packed string is terminated by a null character to mark the end of the string.

This is useful for mixed language communication where unpacking may occur outside of SystemVerilog UVM.

#### pack\_time

```
virtual function void pack_time (time value)
```

Packs a time *value* as 64 bits into the pack array.

#### pack\_real

```
virtual function void pack_real (real value)
```

Packs a real value as 64 bits into the pack array.

The real *value* is converted to a 6-bit scalar value using the function \$real2bits before it is packed into the array.

### pack\_object

virtual function void pack\_object (uvm\_object value)

Packs an object value into the pack array.

A 4-bit header is inserted ahead of the string to indicate the number of bits that was packed. If a null object was packed, then this header will be 0.

This is useful for mixed-language communication where unpacking may occur outside of SystemVerilog UVM.

#### is\_null

virtual function bit is\_null ()

This method is used during unpack operations to peek at the next 4-bit chunk of the pack data and determine if it is 0.

If the next four bits are all 0, then the return value is a 1; otherwise it is 0.

This is useful when unpacking objects, to decide whether a new object needs to be allocated or not.

### unpack\_field\_int

virtual function logic[63:0] unpack\_field\_int (int size)

Unpacks bits from the pack array and returns the bit-stream that was unpacked.

*size* is the number of bits to unpack; the maximum is 64 bits. This is a more efficient variant than unpack\_field when unpacking into smaller vectors.

#### unpack\_field

virtual function uvm\_bitstream\_t unpack\_field (int size)

Unpacks bits from the pack array and returns the bit-stream that was unpacked. *size* is the number of bits to unpack; the maximum is 4096 bits.

# unpack\_string

virtual function string unpack\_string (int num\_chars = -1)

Unpacks a string.

num\_chars bytes are unpacked into a string. If num\_chars is -1 then unpacking stops on at the first null character that is encountered.

### unpack\_time

virtual function time unpack\_time ()

Unpacks the next 64 bits of the pack array and places them into a time variable.

unpack_	real				
virtual	function	real	unpack_real	()	

Unpacks the next 64 bits of the pack array and places them into a real variable.

The 64 bits of packed data are converted to a real using the \$bits2real system function.

# unpack\_object

virtual function void unpack\_object (uvm\_object value)

Unpacks an object and stores the result into *value*.

*value* must be an allocated object that has enough space for the data being unpacked. The first four bits of packed data are used to determine if a null object was packed into the array.

The is\_null function can be used to peek at the next four bits in the pack array before calling this method.

### get\_packed\_size

virtual function int get\_packed\_size()

Returns the number of bits that were packed.

# VARIABLES


### physical

bit physical = 1

This bit provides a filtering mechanism for fields.

The abstract and physical settings allow an object to distinguish between two different classes of fields. It is up to you, in the uvm\_object::do\_pack and uvm\_object::do\_unpack methods, to test the setting of this field if you want to use it as a filter.

#### abstract



This bit provides a filtering mechanism for fields.

The abstract and physical settings allow an object to distinguish between two different classes of fields. It is up to you, in the uvm\_object::do\_pack and uvm\_object::do\_unpack routines, to test the setting of this field if you want to use it as a filter.

#### use\_metadata

bit use\_metadata = 0

This flag indicates whether to encode metadata when packing dynamic data, or to decode metadata when unpacking. Implementations of uvm\_object::do\_pack and

uvm\_object::do\_unpack should regard this bit when performing their respective operation. When set, metadata should be encoded as follows:

- For strings, pack an additional null byte after the string is packed.
- For objects, pack 4 bits prior to packing the object itself. Use 4'b0000 to indicate the object being packed is null, otherwise pack 4'b0001 (the remaining 3 bits are reserved).
- For queues, dynamic arrays, and associative arrays, pack 32 bits indicating the size of the array prior to to packing individual elements.

```
big_endian
```

```
bit big_endian = 1
```

This bit determines the order that integral data is packed (using pack\_field, pack\_field\_int, pack\_time, or pack\_real) and how the data is unpacked from the pack array (using unpack\_field, unpack\_field\_int, unpack\_time, or unpack\_real). When the bit is set, data is associated msb to lsb; otherwise, it is associated lsb to msb.

The following code illustrates how data can be associated msb to lsb and lsb to msb:

```
class mydata extends uvm_object;
logic[15:0] value = 'h1234;
function void do_pack (uvm_packer packer);
packer.pack_field_int(value, 16);
endfunction
function void do_unpack (uvm_packer packer);
value = packer.unpack_field_int(16);
endfunction
endclass
mydata d = new;
bit bits[];
initial begin
d.pack(bits); // 'b0001001000110100
uvm_default_packer.big_endian = 0;
d.pack(bits); // 'b0010110001001000
end
```


# **Register Layer**

The UVM register layer defines several base classes that, when properly extended, abstract the read/write operations to registers and memories in a design-under-verification.

A register model is typically composed of a hierarchy of blocks that usually map to the design hierarchy. Blocks contain registers, register files and memories.

The UVM register layer classes are not usable as-is. They only provide generic and introspection capabilities. They must be specialized via extensions to provide an abstract view that corresponds to the actual registers and memories in a design. Due to the large number of registers in a design and the numerous small details involved in properly configuring the UVM register layer classes, this specialization is normally done by a model generator. Model generators work from a specification of the registers and memories in a design and are thus able to provide an up-to-date, correct-by-construction register model. Model generators are outside the scope of the UVM library.

The class diagram of a register layer model is shown below.



### Summary

#### **Register Layer**

The UVM register layer defines several base classes that, when properly extended, abstract the read/write operations to registers and memories in a design-under-verification.

# **Global Declarations for the Register Layer**

This section defines globally available types, enums, and utility classes.

# Contents

Global Declarations for the Register Layer	This section defines globally available types, enums, and utility classes.		
Турея			
uvm_reg_data_t	2-state data value with `UVM REG DATA WIDTH bits		
uvm_reg_data_logic_t	4-state data value with `UVM_REG_DATA_WIDTH bits		
uvm_reg_addr_t	2-state address value with `UVM_REG_ADDR_WIDTH bits		
uvm_reg_addr_logic_t	4-state address value with `UVM_REG_ADDR_WIDTH bits		
uvm_reg_byte_en_t	2-state byte_enable value with `UVM_REG_BYTENABLE_WIDTH bits		
uvm_reg_cvr_t	Coverage model value set with `UVM_REG_CVR_WIDTH bits.		
uvm_hdl_path_slice	Slice of an HDL path		
ENUMERATIONS			
uvm_status_e	Return status for register operations		
uvm_path_e	Path used for register operation		
uvm_check_e	Read-only or read-and-check		
uvm_endianness_e	Specifies byte ordering		
uvm_elem_kind_e	Type of element being read or written		
uvm_access_e	Type of operation begin performed		
uvm_hier_e	Whether to provide the requested information from a hierarchical context.		
uvm_predict_e	How the mirror is to be updated		
uvm_coverage_model_e	Coverage models available or desired.		
uvm_reg_mem_tests_e	Select which pre-defined test sequence to execute.		
UTILITY CLASSES			
uvm_hdl_path_concat	Concatenation of HDL variables		
uvm_utils	This class contains useful template functions.		

# TYPES

# uvm\_reg\_data\_t

2-state data value with `UVM\_REG\_DATA\_WIDTH bits

# uvm\_reg\_data\_logic\_t

4-state data value with `UVM\_REG\_DATA\_WIDTH bits

# uvm\_reg\_addr\_t

### uvm\_reg\_addr\_logic\_t

4-state address value with `UVM\_REG\_ADDR\_WIDTH bits

#### uvm\_reg\_byte\_en\_t

2-state byte\_enable value with `UVM\_REG\_BYTENABLE\_WIDTH bits

#### uvm\_reg\_cvr\_t

Coverage model value set with `UVM\_REG\_CVR\_WIDTH bits.

Symbolic values for individual coverage models are defined by the uvm\_coverage\_model\_e type.

The following bits in the set are assigned as follows

- *0-7* UVM pre-defined coverage models
- *8-15* Coverage models defined by EDA vendors, implemented in a register model generator.
- 16-23 User-defined coverage models
- 24.. Reserved

#### uvm\_hdl\_path\_slice

Slice of an HDL path

Struct that specifies the HDL variable that corresponds to all or a portion of a register.

path	Path to the HDL variable.
offset	Offset of the LSB in the register that this variable implements
size	Number of bits (toward the MSB) that this variable implements

If the HDL variable implements all of the register, *offset* and *size* are specified as -1. For example:

```
rl.add_hdl_path('{ '{"rl", -1, -1} });
```

# **ENUMERATIONS**

#### uvm\_status\_e

Return status for register operations

UVM\_IS\_OK Operation completed successfully

UVM_NOT_OK	Operation completed with error
UVM_HAS_X	Operation completed successfully bit had unknown bits.

# uvm\_path\_e

Path used for register oper-	ation
UVM_FRONTDOOR	Use the front door
UVM_BACKDOOR	Use the back door
UVM_PREDICT	Operation derived from observations by a bus monitor via the uvm_reg_predictor class.
UVM_DEFAULT_PATH	Operation specified by the context

# uvm\_check\_e

Read-only of	or read	-and-check
--------------	---------	------------

UVM_NO_CHECK	Read only
UVM_CHECK	Read and check

# uvm\_endianness\_e

Specifies byte ordering	
UVM_NO_ENDIAN	Byte ordering not applicable
UVM_LITTLE_ENDIAN	Least-significant bytes first in consecutive addresses
UVM_BIG_ENDIAN	Most-significant bytes first in consecutive addresses
UVM_LITTLE_FIFO	Least-significant bytes first at the same address
UVM_BIG_FIFO	Most-significant bytes first at the same address

# uvm\_elem\_kind\_e

Type of element being read or written

UVM_REG	Register
UVM_FIELD	Field
UVM_MEM	Memory location

#### uvm\_access\_e

Type of operation begin performedUVM\_READRead operationUVM\_WRITEWrite operation

# uvm\_hier\_e

Whether to provide the requested information from a hierarchical context.

UVM_NO_HIER	Provide info from the local context
UVM_HIER	Provide info based on the hierarchical context

#### uvm\_predict\_e

How the mirror is to be updated

UVM_PREDICT_DIRECT	Predicted value is as-is
UVM_PREDICT_READ	Predict based on the specified value having been read
UVM_PREDICT_WRITE	Predict based on the specified value having been written

#### uvm\_coverage\_model\_e

Coverage models available or desired. Multiple models may be specified by bitwise OR'ing individual model identifiers.

UVM_NO_COVERAGE	None
UVM_CVR_REG_BITS	Individual register bits
UVM_CVR_ADDR_MAP	Individual register and memory addresses
UVM_CVR_FIELD_VALS	Field values
UVM_CVR_ALL	All coverage models

#### uvm\_reg\_mem\_tests\_e

Select which pre-defined test sequence to execute.

Multiple test sequences may be selected by bitwise OR'ing their respective symbolic values.

UVM_DO_REG_HW_RESET	Run uvm_reg_hw_reset_seq
UVM_DO_REG_BIT_BASH	Run uvm_reg_bit_bash_seq
UVM_DO_REG_ACCESS	Run uvm_reg_access_seq
UVM_DO_MEM_ACCESS	Run uvm_mem_access_seq
UVM_DO_SHARED_ACCESS	Run uvm_reg_mem_shared_access_seq
UVM_DO_MEM_WALK	Run uvm_mem_walk_seq
UVM_DO_ALL_REG_MEM_TESTS	Run all of the above

Test sequences, when selected, are executed in the order in which they are specified above.

# **UTILITY CLASSES**

# uvm\_hdl\_path\_concat

#### Concatenation of HDL variables

An dArray of uvm\_hdl\_path\_slice specifing a concatenation of HDL variables that implement a register in the HDL.

Slices must be specified in most-to-least significant order. Slices must not overlap. Gaps may exists in the concatentation if portions of the registers are not implemented.

For example, the following register

```
Bits: 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0

||A|xxx| B ||xxx| C ||
```

If the register is implementd using a single HDL variable, The array should specify a single slice with its *offset* and *size* specified as -1. For example:

```
concat.set('{ '{"r1", -1, -1}});
```

### Summary

uvm_hdl_µ	oath_concat
Concatenation of	of HDL variables
CLASS DECLARAT	ION
class uv	<pre>rm_hdl_path_concat</pre>
VARIABLES	
slices	Array of individual slices, stored in most-to-least significant order
METHODS	
set	Initialize the concatenation using an array literal
add_slice	Append the specified <i>slice</i> literal to the path concatenation
add_path	Append the specified <i>path</i> to the path concatenation, for the specified number of bits at the specified <i>offset</i> .

# VARIABLES

### slices

uvm\_hdl\_path\_slice slices[]

Array of individual slices, stored in most-to-least significant order

# METHODS

#### set

function void set(uvm\_hdl\_path\_slice t[])

Initialize the concatenation using an array literal

### add\_slice

function void add\_slice(uvm\_hdl\_path\_slice slice)

Append the specified *slice* literal to the path concatenation


# add\_path

Append the specified *path* to the path concatenation, for the specified number of bits at the specified *offset*.

# uvm\_utils

This class contains useful template functions.

#### Summary



# **M**ETHODS

# find\_all

static function types\_t find\_all(uvm\_component start)

Recursively finds all component instances of the parameter type TYPE, starting with the

component given by *start*. Uses uvm\_root::find\_all.

# get\_config

This method gets the object config of type *TYPE* associated with component *comp*. We check for the two kinds of error which may occur with this kind of operation.

# uvm\_reg\_block

Block abstraction base class

A block represents a design hierarchy. It can contain registers, register files, memories and sub-blocks.

A block has one or more address maps, each corresponding to a physical interface on the block.

# Summary

-	
.vm_reg_block	
IVIII_I Eg_block	
Block abstraction base cla	SS
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_reg_block	
CLASS DECLARATION	-
virtual class uv	m_reg_block extends uvm_object
default_path	Default access path for the registers and memories i this block.
INITIALIZATION	
new	Create a new instance and type-specific configuration
configure	Instance-specific configuration
create_map check_data_width	Create an address map in this block Check that the specified data width (in bits) is less than or equal to the value of `UVM_REG_DATA_WIDTH
set_default_map	Defines the default address map
default_map lock model	Default address map Lock a model and build the address map.
is locked	Return TRUE if the model is locked.
INTROSPECTION	
get_name	Get the simple name
get_full_name	Get the hierarchical name
get_parent	Get the parent block
get_root_blocks	Get the all root blocks
find_blocks	Find the blocks whose hierarchical names match th specified <i>name</i> glob.
find_block	Find the first block whose hierarchical names match the specified <i>name</i> glob.
get_blocks	Get the sub-blocks
get_maps	Get the address maps
get_registers get_fields	Get the registers Get the fields
get_virtual_registers	Get the virtual registers
get_virtual_fields	Get the virtual fields
get_block_by_name	Finds a sub-block with the specified simple name.
get_map_by_name	Finds an address map with the specified simple name.
get_reg_by_name	Finds a register with the specified simple name.
get_field_by_name	Finds a field with the specified simple name.
get_mem_by_name get_vreg_by_name	Finds a memory with the specified simple name. Finds a virtual register with the specified simple
get_vieg_by_lialite	Thus a virtual register with the specified simple

	name.
get_vfield_by_name	Finds a virtual field with the specified simple name.
Coverage	
build_coverage	Check if all of the specified coverage model must be built.
add_coverage	Specify that additional coverage models are available.
has_coverage	Check if block has coverage model(s)
set_coverage	Turns on coverage measurement.
get_coverage	Check if coverage measurement is on.
sample	Functional coverage measurement method
sample_values	Functional coverage measurement method for field values
Access	
get_default_path	Default access path
reset	Reset the mirror for this block.
needs_update	Check if DUT registers need to be written
update	Batch update of register.
mirror	Update the mirrored values
write_reg_by_name	Write the named register
read_reg_by_name	Read the named register
write_mem_by_name	Write the named memory
read_mem_by_name	Read the named memory
BACKDOOR	
get_backdoor	Get the user-defined backdoor for all registers in this block
set_backdoor	Set the user-defined backdoor for all registers in thi block
clear_hdl_path	Delete HDL paths
add_hdl_path	Add an HDL path
has_hdl_path	Check if a HDL path is specified
get_hdl_path	Get the incremental HDL path(s)
get_full_hdl_path	Get the full hierarchical HDL path(s)
set_default_hdl_path	Set the default design abstraction
get_default_hdl_path	Get the default design abstraction
set_hdl_path_root	Specify a root HDL path
is hdl path root	Check if this block has an absolute path

# default\_path

uvm\_path\_e default\_path = UVM\_DEFAULT\_PATH

Default access path for the registers and memories in this block.

# **I**NITIALIZATION

# new

Create a new instance and type-specific configuration

Creates an instance of a block abstraction class with the specified name.

*has\_coverage* specifies which functional coverage models are present in the extension of the block abstraction class. Multiple functional coverage models may be specified by adding their symbolic names, as defined by the uvm\_coverage\_model\_e type.

configure

Instance-specific configuration

Specify the parent block of this block. A block without parent is a root block.

If the block file corresponds to a hierarchical RTL structure, it's contribution to the HDL path is specified as the *hdl\_path*. Otherwise, the block does not correspond to a hierarchical RTL structure (e.g. it is physically flattened) and does not contribute to the hierarchical HDL path of any contained registers or memories.

create\_map

<pre>virtual function uvm_reg_map create_map(     int</pre>	string uvm_reg_addr_t unsigned uvm_endianness_e bit	n_bytes,
---	---	----------

Create an address map in this block

Create an address map with the specified *name*. The base address is usually 0. *n\_bytes* specifies the number of bytes in the datapath that accesses this address map. *endian* specifies the endianness, should a register or sub-map with a greater number of bytes be accessed.

```
APB = create_map("APB", 0, 1, UVM_LITTLE_ENDIAN);
```

# check\_data\_width

protected static function bit check\_data\_width(int unsigned width)

Check that the specified data width (in bits) is less than or equal to the value of `UVM\_REG\_DATA\_WIDTH

This method is designed to be called by a static initializer

```
class my_blk extends uvm_reg_block;
   local static bit m_data_width = check_data_width(356);
   ...
endclass
```

### set\_default\_map

function void set\_default\_map (uvm\_reg\_map map)

Defines the default address map

Set the specified address map as the default\_map for this block. The address map must be a map of this address block.

### default\_map

uvm\_reg\_map default\_map

Default address map

Default address map for this block, to be used when no address map is specified for a register operation and that register is accessible from more than one address map.

It is also the implciit address map for a block with a single, unamed address map because it has only one physical interface.

# lock\_model

```
virtual function void lock_model()
```

Lock a model and build the address map.

Recursively lock an entire register model and build the address maps to enable the uvm\_reg\_map::get\_reg\_by\_offset() and uvm\_reg\_map::get\_mem\_by\_offset() methods.

Once locked, no further structural changes, such as adding registers or memories, can be made.

It is not possible to unlock a model.

# is\_locked

function bit is\_locked()

Return TRUE if the model is locked.

# **I**NTROSPECTION

#### get\_name

Get the simple name

Return the simple object name of this block.

# get\_full\_name

virtual function string get\_full\_name()

Get the hierarchical name

Return the hierarchal name of this block. The base of the hierarchical name is the root block.

#### get\_parent

virtual function uvm\_reg\_block get\_parent()

Get the parent block

If this a top-level block, returns null.

# get\_root\_blocks

static function void get\_root\_blocks(ref uvm\_reg\_block blks[\$])

Get the all root blocks

Returns an array of all root blocks in the simulation.

# find\_blocks

Find the blocks whose hierarchical names match the specified *name* glob. If a *root* block is specified, the name of the blocks are relative to that block, otherwise they are absolute.

Returns the number of blocks found.

# find\_block

Find the first block whose hierarchical names match the specified *name* glob. If a *root* block is specified, the name of the blocks are relative to that block, otherwise they are absolute.

Returns the first block found or *null* otherwise. A warning is issued if more than one block is found.

### get\_blocks

Get the sub-blocks

Get the blocks instantiated in this blocks. If *hier* is TRUE, recursively includes any subblocks.

#### get\_maps

virtual function void get\_maps (ref uvm\_reg\_map maps[\$])

Get the address maps

Get the address maps instantiated in this block.

#### get\_registers

Get the registers

Get the registers instantiated in this block. If *hier* is TRUE, recursively includes the registers in the sub-blocks.

Note that registers may be located in different and/or multiple address maps. To get the registers in a specific address map, use the uvm\_reg\_map::get\_registers() method.

# get\_fields

Get the fields

Get the fields in the registers instantiated in this block. If *hier* is TRUE, recursively includes the fields of the registers in the sub-blocks.

# get\_virtual\_registers

Get the virtual registers

Get the virtual registers instantiated in this block. If *hier* is TRUE, recursively includes the virtual registers in the sub-blocks.

#### get\_virtual\_fields

Get the virtual fields

Get the virtual fields from the virtual registers instantiated in this block. If *hier* is TRUE, recursively includes the virtual fields in the virtual registers in the sub-blocks.

### get\_block\_by\_name

Finds a sub-block with the specified simple name.

The name is the simple name of the block, not a hierarchical name. relative to this block. If no block with that name is found in this block, the sub-blocks are searched for a block of that name and the first one to be found is returned.

If no blocks are found, returns null.

#### get\_map\_by\_name

virtual function uvm\_reg\_map get\_map\_by\_name (string name)

Finds an address map with the specified simple name.

The name is the simple name of the address map, not a hierarchical name. relative to this block. If no map with that name is found in this block, the sub-blocks are searched for a map of that name and the first one to be found is returned.

If no address maps are found, returns null.

#### get\_reg\_by\_name

```
virtual function uvm_reg get_reg_by_name (string name)
```

Finds a register with the specified simple name.

The name is the simple name of the register, not a hierarchical name. relative to this block. If no register with that name is found in this block, the sub-blocks are searched for a register of that name and the first one to be found is returned.

If no registers are found, returns *null*.

#### get\_field\_by\_name

virtual function uvm\_reg\_field get\_field\_by\_name (string name)

Finds a field with the specified simple name.

The name is the simple name of the field, not a hierarchical name. relative to this block. If no field with that name is found in this block, the sub-blocks are searched for a field of that name and the first one to be found is returned.

If no fields are found, returns null.

#### get\_mem\_by\_name

virtual function uvm\_mem get\_mem\_by\_name (string name)

Finds a memory with the specified simple name.

The name is the simple name of the memory, not a hierarchical name. relative to this block. If no memory with that name is found in this block, the sub-blocks are searched for a memory of that name and the first one to be found is returned.

#### get\_vreg\_by\_name

virtual function uvm\_vreg get\_vreg\_by\_name (string name)

Finds a virtual register with the specified simple name.

The name is the simple name of the virtual register, not a hierarchical name. relative to this block. If no virtual register with that name is found in this block, the sub-blocks are searched for a virtual register of that name and the first one to be found is returned.

If no virtual registers are found, returns null.

#### get\_vfield\_by\_name

virtual function uvm\_vreg\_field get\_vfield\_by\_name (string name)

Finds a virtual field with the specified simple name.

The name is the simple name of the virtual field, not a hierarchical name. relative to this block. If no virtual field with that name is found in this block, the sub-blocks are searched for a virtual field of that name and the first one to be found is returned.

If no virtual fields are found, returns null.

# COVERAGE

### build\_coverage

protected function uvm\_reg\_cvr\_t build\_coverage(uvm\_reg\_cvr\_t models)

Check if all of the specified coverage model must be built.

Check which of the specified coverage model must be built in this instance of the block abstraction class, as specified by calls to uvm\_reg::include\_coverage().

Models are specified by adding the symbolic value of individual coverage model as defined in uvm\_coverage\_model\_e. Returns the sum of all coverage models to be built in the block model.

# add\_coverage

virtual protected function void add\_coverage(uvm\_reg\_cvr\_t models)

Specify that additional coverage models are available.

Add the specified coverage model to the coverage models available in this class. Models are specified by adding the symbolic value of individual coverage model as defined in uvm\_coverage\_model\_e.

This method shall be called only in the constructor of subsequently derived classes.

#### has\_coverage

virtual function bit has\_coverage(uvm\_reg\_cvr\_t models)

Check if block has coverage model(s)

Returns TRUE if the block abstraction class contains a coverage model for all of the models specified. Models are specified by adding the symbolic value of individual coverage model as defined in uvm\_coverage\_model\_e.

#### set\_coverage

virtual function uvm\_reg\_cvr\_t set\_coverage(uvm\_reg\_cvr\_t is\_on)

Turns on coverage measurement.

Turns the collection of functional coverage measurements on or off for this block and all blocks, registers, fields and memories within it. The functional coverage measurement is turned on for every coverage model specified using uvm\_coverage\_model\_e symbolic identifers. Multiple functional coverage models can be specified by adding the functional coverage model identifiers. All other functional coverage models are turned off. Returns the sum of all functional coverage models whose measurements were previously on.

This method can only control the measurement of functional coverage models that are present in the various abstraction classes, then enabled during construction. See the uvm\_reg\_block::has\_coverage() method to identify the available functional coverage models.

#### get\_coverage

virtual function bit get\_coverage(uvm\_reg\_cvr\_t is\_on = UVM\_CVR\_ALL)

Check if coverage measurement is on.

Returns TRUE if measurement for all of the specified functional coverage models are currently on. Multiple functional coverage models can be specified by adding the functional coverage model identifiers.

See uvm\_reg\_block::set\_coverage() for more details.

#### sample

protected	virtual	function	void		_reg_addr_t		
				bit		is_read	,
				uvm	_reg_map	map	)

Functional coverage measurement method

This method is invoked by the block abstraction class whenever an address within one of its address map is succesfully read or written. The specified offset is the offset within the block, not an absolute address.

Empty by default, this method may be extended by the abstraction class generator to perform the required sampling in any provided functional coverage model.

# sample\_values

virtual function void sample\_values()

Functional coverage measurement method for field values

This method is invoked by the user or by the uvm\_reg\_block::sample\_values() method of the parent block to trigger the sampling of the current field values in the block-level functional coverage model. It recursively invokes the uvm\_reg\_block::sample\_values() and uvm\_reg::sample\_values() methods in the blocks and registers in this block.

This method may be extended by the abstraction class generator to perform the required sampling in any provided field-value functional coverage model. If this method is extended, it MUST call super.sample\_values().

# Access

# get\_default\_path

virtual function uvm\_path\_e get\_default\_path()

Default access path

Returns the default access path for this block.

#### reset

virtual function void reset(string kind = "HARD")

Reset the mirror for this block.

Sets the mirror value of all registers in the block and sub-blocks to the reset value corresponding to the specified reset event. See <a href="https://www\_reg\_field::reset">www\_reg\_field::reset</a>() for more details. Does not actually set the value of the registers in the design, only the values mirrored in their corresponding mirror.

#### needs\_update

virtual function bit needs\_update()

Check if DUT registers need to be written

If a mirror value has been modified in the abstraction model without actually updating the actual register (either through randomization or via the uvm\_reg::set() method, the mirror and state of the registers are outdated. The corresponding registers in the DUT need to be updated.

This method returns TRUE if the state of at lest one register in the block or sub-blocks needs to be updated to match the mirrored values. The mirror values, or actual content of registers, are not modified. For additional information, see uvm\_reg\_block::update() method.

#### update

virtual task update(output	uvm_status_e	status,	
input	uvm_path_e	path	= UVM_DEFAULT_PATH,
input	uvm_sequence_base	parent	= null,
input	int	prior	= -1,
input	uvm_object	extension	= null,
input	string	fname	= "",
input	int	lineno	= 0 )

Batch update of register.

Using the minimum number of write operations, updates the registers in the design to match the mirrored values in this block and sub-blocks. The update can be performed using the physical interfaces (front-door access) or back-door accesses. This method performs the reverse operation of uvm\_reg\_block::mirror().

#### mirror

input input input input	<pre>uvm_check_e uvm_path_e uvm_sequence_base int uvm_object</pre>	path = parent = prior = extension =	= -1, = null,
	string	fname = lineno =	= "",

Update the mirrored values

Read all of the registers in this block and sub-blocks and update their mirror values to match their corresponding values in the design. The mirroring can be performed using the physical interfaces (front-door access) or back-door accesses. If the *check* argument is specified as UVM\_CHECK, an error message is issued if the current mirrored value does not match the actual value in the design. This method performs the reverse operation of uvm\_reg\_block::update().

#### write\_reg\_by\_name

input input input input input input	<pre>string uvm_reg_data_t uvm_path_e uvm_reg_map uvm_sequence_base int uvm_object string</pre>	map parent prior extension fname	
--	---	--	--

Write the named register

Equivalent to get\_reg\_by\_name() followed by uvm\_reg::write()

# read\_reg\_by\_name

virtual task read_reg_by_name(output		status,	
input	string	name,	
output	uvm_reg_data_t	data,	
input	uvm_path_e	path	= UVM_DEFAUL
input	uvm_reg_map	map	= null,
input	uvm_sequence_base	parent	= null,

input int prior = -1, input uvm_object extension = null, input string fname = "", input int lineno = 0	
---	--

Read the named register

Equivalent to get\_reg\_by\_name() followed by uvm\_reg::read()

# write\_mem\_by\_name

virtual task write_me		uvm_status_e string	status, name,		
		uvm req addr t	offset,		
	input	uvm_reg_data_t	data,		
		uvm_path_e			UVM_DEFAU
		uvm_reg_map			null,
		uvm_sequence_base	parent	=	null,
	input	int	prior	=	-1,
	input	uvm_object	extension	=	null,
	input	string	fname	=	" "
	input	int	lineno	=	0

Write the named memory

Equivalent to get\_mem\_by\_name() followed by uvm\_mem::write()

# read\_mem\_by\_name

	string	status, name,	
±		offset,	
		data,	
	uvm_path_e	path	= UVM_DEFAUL
	uvm_reg_map	map	= null,
	uvm_sequence_base		= null,
input		prior	= -1,
	uvm_object		
	string	fname	= "",
input	int	lineno	= 0

Read the named memory

Equivalent to get\_mem\_by\_name() followed by uvm\_mem::read()

# BACKDOOR

# get\_backdoor

function uvm\_reg\_backdoor get\_backdoor(bit inherited = 1)

Get the user-defined backdoor for all registers in this block

Return the user-defined backdoor for all register in this block and all sub-blocks -- unless overriden by a backdoor set in a lower-level block or in the register itself.

If inherited is TRUE, returns the backdoor of the parent block if none have been specified

for this block.

set\_backdoor

Set the user-defined backdoor for all registers in this block

Defines the backdoor mechanism for all registers instantiated in this block and subblocks, unless overriden by a definition in a lower-level block or register.

# clear\_hdl\_path

function void clear\_hdl\_path (string kind = "RTL")

Delete HDL paths

Remove any previously specified HDL path to the block instance for the specified design abstraction.

#### add\_hdl\_path

Add an HDL path

Add the specified HDL path to the block instance for the specified design abstraction. This method may be called more than once for the same design abstraction if the block is physically duplicated in the design abstraction

## has\_hdl\_path

```
function bit has_hdl_path (string kind = "")
```

Check if a HDL path is specified

Returns TRUE if the block instance has a HDL path defined for the specified design abstraction. If no design abstraction is specified, uses the default design abstraction specified for this block or the nearest block ancestor with a specified default design abstraction.

# get\_hdl\_path

Get the incremental HDL path(s)

Returns the HDL path(s) defined for the specified design abstraction in the block instance. Returns only the component of the HDL paths that corresponds to the block, not a full hierarchical path

If no design asbtraction is specified, the default design abstraction for this block is used.

## get\_full\_hdl\_path

Get the full hierarchical HDL path(s)

Returns the full hierarchical HDL path(s) defined for the specified design abstraction in the block instance. There may be more than one path returned even if only one path was defined for the block instance, if any of the parent components have more than one path defined for the same design abstraction

If no design asbtraction is specified, the default design abstraction for each ancestor block is used to get each incremental path.

### set\_default\_hdl\_path

function void set\_default\_hdl\_path (string kind)

Set the default design abstraction

Set the default design abstraction for this block instance.

#### get\_default\_hdl\_path

```
function string get_default_hdl_path ()
```

Get the default design abstraction

Returns the default design abstraction for this block instance. If a default design abstraction has not been explicitly set for this block instance, returns the default design absraction for the nearest block ancestor. Returns "" if no default design abstraction has been specified.

#### set\_hdl\_path\_root

Specify a root HDL path

Set the specified path as the absolute HDL path to the block instance for the specified design abstraction. This absolute root path is preppended to all hierarchical paths under this block. The HDL path of any ancestor block is ignored. This method overrides any incremental path for the same design abstraction specified using add\_hdl\_path.

#### is\_hdl\_path\_root

function bit is\_hdl\_path\_root (string kind = "")

Check if this block has an absolute path

Returns TRUE if an absolute HDL path to the block instance for the specified design abstraction has been defined. If no design asbtraction is specified, the default design abstraction for this block is used.

# uvm\_reg\_map

Address map abstraction class

This class represents an address map. An address map is a collection of registers and memories accessible via a specific physical interface. Address maps can be composed into higher-level address maps.

Address maps are created using the uvm\_reg\_block::create\_map() method.

vm_reg_map	
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_reg_map	
CLASS DECLARATION	
class uvm_reg_map	extends uvm_object
INITIALIZATION	
new	Create a new instance
configure	Instance-specific configuration
add_reg	Add a register
add_mem	Add a memory
add_submap	Add an address map
set_sequencer	Set the sequencer and adapter associated with this map.
set_submap_offset	Set the offset of the given submap to offset.
get_submap_offset	Return the offset of the given submap.
set_base_addr	Set the base address of this map.
reset	Reset the mirror for all registers in this address map.
INTROSPECTION	
get name	Get the simple name
get_full_name	Get the hierarchical name
get_root_map	Get the externally-visible address map
get_parent	Get the parent block
get_parent_map	Get the higher-level address map
get_base_addr	Get the base offset address for this map.
get_n_bytes	Get the width in bytes of the bus associated with this map.
get_base_addr	Gets the endianness of the bus associated with this map.
get_sequencer	Gets the sequencer for the bus associated with this map.
get_adapter	Gets the bus adapter for the bus associated with this map.
get_submaps	Get the address sub-maps
get_registers	Get the registers
get_fields	Get the fields
get_virtual_registers	Get the virtual registers
get_virtual_fields	Get the virtual fields
get_physical_addresses	Translate a local address into external addresses

# Summary

get_reg_by_offset	Get register mapped at offset
get_mem_by_offset	Get memory mapped at offset
Bus Access	
set_auto_predict	Sets the auto-predict mode for his map.
get_auto_predict	Gets the auto-predict mode setting for this map.
do_bus_write	Perform a bus write operation.
do_bus_read	Perform a bus read operation.
do_write	Perform a write operation.
do_read	Perform a read operation.

# **I**NITIALIZATION

# new

function new(string name = "uvm\_reg\_map")

Create a new instance

# configure

function void configure(	uvm_endianness_e	
	bit	byte_addressing = $1$ )
		uvm_reg_addr_t int unsigned uvm_endianness_e

#### Instance-specific configuration

Configures this map with the following properties.

parent	the block in which this map is created and applied
base_addr	the base address for this map. All registers, memories, and sub-blocks will be at offsets to this address
n_bytes	the byte-width of the bus on which this map is used
endian	the endian format. See <a href="https://www.endianness_e">www.endianness_e</a> for possible values
byte_addressing	specifies whether the address increment is on a per-byte basis. For example, consecutive memory locations with ~n_bytes~=4 (32-bit bus) are 4 apart: 0, 4, 8, and so on. Default is TRUE.

# add\_reg

virtual function v	void add_reg	uvm_reg_addr_t string bit	rg, offset, rights unmapped frontdoor	=	0,	)
		uvm_reg_frontdoor	frontdoor	=	null	)

Add a register

Add the specified register instance to this address map. The register is located at the specified base address and has the specified access rights ("RW", "RO" or "WO"). The number of consecutive physical addresses occupied by the register depends on the width

of the register and the number of bytes in the physical interface corresponding to this address map.

If *unmapped* is TRUE, the register does not occupy any physical addresses and the base address is ignored. Unmapped registers require a user-defined *frontdoor* to be specified.

A register may be added to multiple address maps if it is accessible from multiple physical interfaces. A register may only be added to an address map whose parent block is the same as the register's parent block.

### add\_mem

virtual function void add_mem	(uvm_mem uvm reg addr t	mem, offset,		
		rights unmapped	= 0,	

Add a memory

Add the specified memory instance to this address map. The memory is located at the specified base address and has the specified access rights ("RW", "RO" or "WO"). The number of consecutive physical addresses occupied by the memory depends on the width and size of the memory and the number of bytes in the physical interface corresponding to this address map.

If *unmapped* is TRUE, the memory does not occupy any physical addresses and the base address is ignored. Unmapped memorys require a user-defined *frontdoor* to be specified.

A memory may be added to multiple address maps if it is accessible from multiple physical interfaces. A memory may only be added to an address map whose parent block is the same as the memory's parent block.

#### add\_submap

virtual function void add_submap	(uvm_reg_map uvm_reg_addr_t		
----------------------------------	--------------------------------	--	--

Add an address map

Add the specified address map instance to this address map. The address map is located at the specified base address. The number of consecutive physical addresses occupied by the submap depends on the number of bytes in the physical interface that corresponds to the submap, the number of addresses used in the submap and the number of bytes in the physical interface corresponding to this address map.

An address map may be added to multiple address maps if it is accessible from multiple physical interfaces. An address map may only be added to an address map in the grand-parent block of the address submap.

set_se	que	ncer					
virtua	l fu	nction	void	set_sequencer	(uvm_sequencer_base uvm_reg_adapter	=	null)

Set the sequencer and adapter associated with this map. This method *must* be called before starting any sequences based on uvm\_reg\_sequence.

# set\_submap\_offset

Set the offset of the given *submap* to *offset*.

#### get\_submap\_offset

virtual function uvm\_reg\_addr\_t get\_submap\_offset (uvm\_reg\_map submap)

Return the offset of the given *submap*.

# set\_base\_addr

virtual function void set\_base\_addr (uvm\_reg\_addr\_t offset)

Set the base address of this map.

#### reset

virtual function void reset(string kind = "SOFT")

Reset the mirror for all registers in this address map.

Sets the mirror value of all registers in this address map and all of its submaps to the reset value corresponding to the specified reset event. See <a href="https://www\_reg\_field::reset">www\_reg\_field::reset</a>() for more details. Does not actually set the value of the registers in the design, only the values mirrored in their corresponding mirror.

Note that, unlike the other reset() method, the default reset event for this method is "SOFT".

# **INTROSPECTION**

#### get\_name

Get the simple name

Return the simple object name of this address map.

# get\_full\_name

virtual function string get\_full\_name()

Get the hierarchical name

Return the hierarchal name of this address map. The base of the hierarchical name is the root block.

#### get\_root\_map

virtual function uvm\_reg\_map get\_root\_map()

Get the externally-visible address map

Get the top-most address map where this address map is instantiated. It corresponds to the externally-visible address map that can be accessed by the verification environment.

#### get\_parent

virtual function uvm reg block get parent()

Get the parent block

Return the block that is the parent of this address map.

#### get\_parent\_map

virtual function uvm\_reg\_map get\_parent\_map()

Get the higher-level address map

Return the address map in which this address map is mapped. returns *null* if this is a top-level address map.

# get\_base\_addr

virtual function uvm\_reg\_addr\_t get\_base\_addr (uvm\_hier\_e hier = UVM\_HIER)

Get the base offset address for this map. If this map is the root map, the base address is that set with the *base\_addr* argument to uvm\_reg\_block::create\_map(). If this map is a submap of a higher-level map, the base address is offset given this submap by the parent map. See set\_submap\_offset.

#### get\_n\_bytes

virtual function int unsigned get\_n\_bytes (uvm\_hier\_e hier = UVM\_HIER)

Get the width in bytes of the bus associated with this map. If *hier* is *UVM\_HIER*, then gets the effective bus width relative to the system level. The effective bus width is the narrowest bus width from this map to the top-level root map. Each bus access will be limited to this bus width.

# get\_base\_addr

Gets the endianness of the bus associated with this map. If *hier* is set to *UVM\_HIER*, gets the system-level endianness.

#### get\_sequencer

Gets the sequencer for the bus associated with this map. If *hier* is set to *UVM\_HIER*, gets the sequencer for the bus at the system-level. See set\_sequencer.

### get\_adapter

virtual function uvm\_reg\_adapter get\_adapter (uvm\_hier\_e hier = UVM\_HIER)

Gets the bus adapter for the bus associated with this map. If *hier* is set to *UVM\_HIER*, gets the adapter for the bus used at the system-level. See set\_sequencer.

#### get\_submaps

Get the address sub-maps

Get the address maps instantiated in this address map. If *hier* is *UVM\_HIER*, recursively includes the address maps, in the sub-maps.

#### get\_registers

#### Get the registers

Get the registers instantiated in this address map. If *hier* is *UVM\_HIER*, recursively includes the registers in the sub-maps.

# get\_fields

Get the fields

Get the fields in the registers instantiated in this address map. If *hier* is *UVM\_HIER*, recursively includes the fields of the registers in the sub-maps.

## get\_virtual\_registers

Get the virtual registers

Get the virtual registers instantiated in this address map. If *hier* is *UVM\_HIER*, recursively includes the virtual registers in the sub-maps.

# get\_virtual\_fields

Get the virtual fields

Get the virtual fields from the virtual registers instantiated in this address map. If *hier* is *UVM\_HIER*, recursively includes the virtual fields in the virtual registers in the sub-maps.

#### get\_physical\_addresses

Translate a local address into external addresses

Identify the sequence of addresses that must be accessed physically to access the specified number of bytes at the specified address within this address map. Returns the number of bytes of valid data in each access.

Returns in *addr* a list of address in little endian order, with the granularity of the toplevel address map.

A register is specified using a base address with *mem\_offset* as 0. A location within a memory is specified using the base address of the memory and the index of the location within that memory.

# get\_reg\_by\_offset

Get register mapped at offset

Identify the register located at the specified offset within this address map for the specified type of access. Returns *null* if no such register is found.

The model must be locked using uvm\_reg\_block::lock\_model() to enable this functionality.

# get\_mem\_by\_offset

virtual function uvm\_mem get\_mem\_by\_offset(uvm\_reg\_addr\_t offset)

Get memory mapped at offset

Identify the memory located at the specified offset within this address map. The offset may refer to any memory location in that memory. Returns *null* if no such memory is found.

The model must be locked using uvm\_reg\_block::lock\_model() to enable this functionality.

### set\_auto\_predict

```
function void set_auto_predict(bit on = 1)
```

Sets the auto-predict mode for his map.

When *on* is *TRUE*, the register model will automatically update its mirror (what it thinks should be in the DUT) immediately after any bus read or write operation via this map. Before a uvm\_reg::write or uvm\_reg::read operation returns, the register's uvm\_reg::predict method is called to update the mirrored value in the register.

When *on* is *FALSE*, bus reads and writes via this map do not automatically update the mirror. For real-time updates to the mirror in this mode, you connect a uvm\_reg\_predictor instance to the bus monitor. The predictor takes observed bus transactions from the bus monitor, looks up the associated uvm\_reg register given the address, then calls that register's uvm\_reg::predict method. While more complex, this mode will capture all register read/write activity, including that not directly descendant from calls to uvm\_reg::write and uvm\_reg::read.

By default, auto-prediction is turned off.

#### get\_auto\_predict

function bit get\_auto\_predict()

Gets the auto-predict mode setting for this map.

## do\_bus\_write

virtual task do_bus_write	(uvm_reg_item	rw,
	uvm_sequencer_base	sequencer,
	uvm_reg_adapter	adapter )

Perform a bus write operation.

#### do\_bus\_read

Perform a bus read operation.

# do\_write

virtual task do\_write(uvm\_reg\_item rw)

Perform a write operation.

# do\_read

virtual task do\_read(uvm\_reg\_item rw)

Perform a read operation.

# uvm\_reg\_file

Register file abstraction base class

A register file is a collection of register files and registers used to create regular repeated structures.

Register files are usually instantiated as arrays.

vm_reg_file	
egister file abstraction base	class
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_reg_file	
uviii_ieg_iiie	
CLASS DECLARATION	
virtual class uvm	reg_file extends uvm_object
INITIALIZATION	
new	Create a new instance
	Create a new instance Configure a register file instance
new	
new configure	Configure a register file instance Get the simple name
new configure INTROSPECTION	Configure a register file instance
new configure INTROSPECTION get_name	Configure a register file instance Get the simple name
new configure INTROSPECTION get_name get_full_name	Configure a register file instance Get the simple name Get the hierarchical name
new configure INTROSPECTION get_name get_full_name get_parent	Configure a register file instance Get the simple name Get the hierarchical name Get the parent block
new configure INTROSPECTION get_name get_full_name get_parent get_regfile BACKDOOR	Configure a register file instance Get the simple name Get the hierarchical name Get the parent block Get the parent register file
new configure INTROSPECTION get_name get_full_name get_parent get_regfile BACKDOOR clear_hdl_path	Configure a register file instance Get the simple name Get the hierarchical name Get the parent block Get the parent register file Delete HDL paths
new configure INTROSPECTION get_name get_full_name get_parent get_regfile BACKDOOR clear_hdl_path add_hdl_path	Configure a register file instance Get the simple name Get the hierarchical name Get the parent block Get the parent register file Delete HDL paths Add an HDL path
new configure INTROSPECTION get_name get_full_name get_parent get_regfile BACKDOOR clear_hdl_path add_hdl_path has_hdl_path	Configure a register file instance Get the simple name Get the hierarchical name Get the parent block Get the parent register file Delete HDL paths Add an HDL path Check if a HDL path is specified
new configure INTROSPECTION get_name get_full_name get_parent get_regfile BACKDOOR clear_hdl_path add_hdl_path has_hdl_path get_hdl_path	Configure a register file instance Get the simple name Get the hierarchical name Get the parent block Get the parent register file Delete HDL paths Add an HDL path Check if a HDL path is specified Get the incremental HDL path(s)
new configure INTROSPECTION get_name get_full_name get_parent get_regfile BACKDOOR clear_hdl_path add_hdl_path has_hdl_path	Configure a register file instance Get the simple name Get the hierarchical name Get the parent block Get the parent register file Delete HDL paths Add an HDL path Check if a HDL path is specified

# **I**NITIALIZATION

#### new

function new (string name = "")

Create a new instance

Creates an instance of a register file abstraction class with the specified name.

# configure

function void configur	re (uvm_reg_block	<pre>blk_parent,</pre>		
	uvm_reg_file	regfile_parent,		
	string	hdl_path	=	"")

Configure a register file instance

Specify the parent block and register file of the register file instance. If the register file is instantiated in a block, *regfile\_parent* is specified as *null*. If the register file is instantiated in a register file, *blk\_parent* must be the block parent of that register file and *regfile\_parent* is specified as that register file.

If the register file corresponds to a hierarchical RTL structure, it's contribution to the HDL path is specified as the *hdl\_path*. Otherwise, the register file does not correspond to a hierarchical RTL structure (e.g. it is physically flattened) and does not contribute to the hierarchical HDL path of any contained registers.

# **I**NTROSPECTION

#### get\_name

Get the simple name

Return the simple object name of this register file.

#### get\_full\_name

virtual function string get\_full\_name()

Get the hierarchical name

Return the hierarchal name of this register file. The base of the hierarchical name is the root block.

#### get\_parent

```
virtual function uvm_reg_block get_parent ()
```

Get the parent block

### get\_regfile

```
virtual function uvm_reg_file get_regfile ()
```

Get the parent register file

Returns *null* if this register file is instantiated in a block.

# BACKDOOR

# clear\_hdl\_path

```
function void clear_hdl_path (string kind = "RTL")
```

Delete HDL paths

Remove any previously specified HDL path to the register file instance for the specified design abstraction.

# add\_hdl\_path

Add an HDL path

Add the specified HDL path to the register file instance for the specified design abstraction. This method may be called more than once for the same design abstraction if the register file is physically duplicated in the design abstraction

# has\_hdl\_path

```
function bit has_hdl_path (string kind = "")
```

Check if a HDL path is specified

Returns TRUE if the register file instance has a HDL path defined for the specified design abstraction. If no design abstraction is specified, uses the default design abstraction specified for the nearest enclosing register file or block

If no design asbtraction is specified, the default design abstraction for this register file is used.

# get\_hdl\_path

Get the incremental HDL path(s)

Returns the HDL path(s) defined for the specified design abstraction in the register file instance. If no design abstraction is specified, uses the default design abstraction specified for the nearest enclosing register file or block. Returns only the component of the HDL paths that corresponds to the register file, not a full hierarchical path

If no design asbtraction is specified, the default design abstraction for this register file is used.

# get\_full\_hdl\_path

Get the full hierarchical HDL path(s)

Returns the full hierarchical HDL path(s) defined for the specified design abstraction in the register file instance. If no design abstraction is specified, uses the default design abstraction specified for the nearest enclosing register file or block. There may be more than one path returned even if only one path was defined for the register file instance, if any of the parent components have more than one path defined for the same design abstraction

If no design asbtraction is specified, the default design abstraction for each ancestor register file or block is used to get each incremental path.

# set\_default\_hdl\_path

function void set\_default\_hdl\_path (string kind)

Set the default design abstraction

Set the default design abstraction for this register file instance.

# get\_default\_hdl\_path

```
function string get_default_hdl_path ()
```

Get the default design abstraction

Returns the default design abstraction for this register file instance. If a default design abstraction has not been explicitly set for this register file instance, returns the default design absraction for the nearest register file or block ancestor. Returns "" if no default design abstraction has been specified.

# uvm\_reg

Register abstraction base class

A register represents a set of fields that are accessible as a single entity.

A register may be mapped to one or more address maps, each with different access rights and policy.

# Summary

uvm_reg	
Register abstraction base	
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_reg	
CLASS DECLARATION	
virtual class u	uvm_reg extends uvm_object
INITIALIZATION	
new	Create a new instance and type-specific configuration
configure	Instance-specific configuration
set_offset	Modify the offset of the register
INTROSPECTION	
get_name	Get the simple name
get_full_name	Get the hierarchical name
get_parent	Get the parent block
get_regfile	Get the parent register file
get_n_maps	Returns the number of address maps this register is mapped in
is_in_map	Returns 1 if this register is in the specified address map
get_maps	Returns all of the address <i>maps</i> where this register is mapped
get_rights	Returns the access rights of this register.
get_n_bits	Returns the width, in bits, of this register.
get_n_bytes	Returns the width, in bytes, of this register.
get_max_size	Returns the maximum width, in bits, of all registers.
get_fields	Return the fields in this register
get_field_by_name	Return the named field in this register
get_offset	Returns the offset of this register
get_address	Returns the base external physical address of this register
get_addresses	Identifies the external physical address(es) of this register
Access	
set	Set the desired value for this register
get	Return the desired value of the fields in the register.
needs_update	Returns 1 if any of the fields need updating
reset	Reset the desired/mirrored value for this register.
get_reset	Get the specified reset value for this register
has_reset	Check if any field in the register has a reset value specified for the specified reset <i>kind</i> .
set_reset	Specify or modify the reset value for this register
write	Write the specified value in this register
read	Read the current value from this register
	the current value from the register

poke	Deposit the specified value in this register
peek	Read the current value from this register
update	Updates the content of the register in the design to
	match the desired value
mirror	Read the register and update/check its mirror value
predict	Update the mirrored value for this register.
is_busy	Returns 1 if register is currently being read or written.
FRONTDOOR	
set frontdoor	Set a user-defined frontdoor for this register
get frontdoor	Returns the user-defined frontdoor for this register
<u> </u>	Returns the user defined nontdoor for this register
BACKDOOR	
set_backdoor	Set a user-defined backdoor for this register
get_backdoor	Returns the user-defined backdoor for this register
clear_hdl_path	Delete HDL paths
add_hdl_path	Add an HDL path
add_hdl_path_slice	Append the specified HDL slice to the HDL path of the
	register instance for the specified design abstraction.
has_hdl_path	Check if a HDL path is specified
get_hdl_path	Get the incremental HDL path(s)
get_hdl_path_kinds	Get design abstractions for which HDL paths have
	been defined
get_full_hdl_path	Get the full hierarchical HDL path(s)
backdoor_read	User-define backdoor read access
backdoor_write	User-defined backdoor read access
backdoor_read_func	User-defined backdoor read access
backdoor_watch	User-defined DUT register change monitor
Coverage	
include_coverage	Specify which coverage model that must be included
	in various block, register or memory abstraction class
	instances.
build_coverage	Check if all of the specified coverage models must be
	built.
add_coverage	Specify that additional coverage models are available.
has_coverage	Check if register has coverage model(s)
set_coverage	Turns on coverage measurement.
get_coverage	Check if coverage measurement is on.
sample	Functional coverage measurement method
sample_values	Functional coverage measurement method for field values
CALLBACKS	
pre_write	Called before register write.
post_write	Called after register write.
pre_read	Called before register read.
post_read	Called after register read.

# **I**NITIALIZATION

#### new

function new	( int	string unsigned	name n bits,	=	" " /	
		int	has_coverage		)	

Create a new instance and type-specific configuration

Creates an instance of a register abstraction class with the specified name.

 $n_{bits}$  specifies the total number of bits in the register. Not all bits need to be implemented. This value is usually a multiple of 8.

*has\_coverage* specifies which functional coverage models are present in the extension of the register abstraction class. Multiple functional coverage models may be specified by adding their symbolic names, as defined by the uvm\_coverage\_model\_e type.

# configure

function void c		_block blk_parent,			
	uvm_reg	g_file regfile_parent	=	null,	
	string	hdl_path	=		)

Instance-specific configuration

Specify the parent block of this register. May also set a parent register file for this register,

If the register is implemented in a single HDL variable, it's name is specified as the *hdl\_path*. Otherwise, if the register is implemented as a concatenation of variables (usually one per field), then the HDL path must be specified using the add\_hdl\_path() or add\_hdl\_path\_slice method.

#### set\_offset

virtual function void set_offset	(uvm_reg_map	map,	
	uvm_reg_addr_t	offset,	
	bit	unmapped = 0)	

Modify the offset of the register

The offset of a register within an address map is set using the uvm\_reg\_map::add\_reg() method. This method is used to modify that offset dynamically.

Modifying the offset of a register will make the register model diverge from the specification that was used to create it.

# **I**NTROSPECTION

#### get\_name

Get the simple name

Return the simple object name of this register.

# get\_full\_name

virtual function string get\_full\_name()

Get the hierarchical name

Return the hierarchal name of this register. The base of the hierarchical name is the root block.

### get\_parent

```
virtual function uvm_reg_block get_parent ()
```

Get the parent block

#### get\_regfile

virtual function uvm\_reg\_file get\_regfile ()

Get the parent register file

Returns *null* if this register is instantiated in a block.

#### get\_n\_maps

virtual function int get\_n\_maps ()

Returns the number of address maps this register is mapped in

# is\_in\_map

function bit is\_in\_map (uvm\_reg\_map map)

Returns 1 if this register is in the specified address map

#### get\_maps

virtual function void get\_maps (ref uvm\_reg\_map maps[\$])

Returns all of the address maps where this register is mapped

# get\_rights

virtual function string get\_rights (uvm\_reg\_map map = null)

Returns the access rights of this register.

Returns "RW", "RO" or "WO". The access rights of a register is always "RW", unless it is a shared register with access restriction in a particular address map.

If no address map is specified and the register is mapped in only one address map, that address map is used. If the register is mapped in more than one address map, the default address map of the parent block is used.

If an address map is specified and the register is not mapped in the specified address map, an error message is issued and "RW" is returned.

#### get\_n\_bits

virtual function int unsigned get\_n\_bits ()

Returns the width, in bits, of this register.

#### get\_n\_bytes

```
virtual function int unsigned get_n_bytes()
```

Returns the width, in bytes, of this register. Rounds up to next whole byte if register is not a multiple of 8.

#### get\_max\_size

```
static function int unsigned get_max_size()
```

Returns the maximum width, in bits, of all registers.

# get\_fields

virtual function void get\_fields (ref uvm\_reg\_field fields[\$])

Return the fields in this register

Fills the specified array with the abstraction class for all of the fields contained in this register. Fields are ordered from least-significant position to most-significant position within the register.

### get\_field\_by\_name

virtual function uvm\_reg\_field get\_field\_by\_name(string name)

Return the named field in this register

Finds a field with the specified name in this register and returns its abstraction class. If no fields are found, returns null.

### get\_offset

virtual function uvm\_reg\_addr\_t get\_offset (uvm\_reg\_map map = null)

Returns the offset of this register

Returns the offset of this register in an address map.

If no address map is specified and the register is mapped in only one address map, that address map is used. If the register is mapped in more than one address map, the default address map of the parent block is used.

If an address map is specified and the register is not mapped in the specified address map, an error message is issued.

#### get\_address

virtual function uvm\_reg\_addr\_t get\_address (uvm\_reg\_map map = null)

Returns the base external physical address of this register

Returns the base external physical address of this register if accessed through the specified address *map*.

If no address map is specified and the register is mapped in only one address map, that address map is used. If the register is mapped in more than one address map, the default address map of the parent block is used.

If an address map is specified and the register is not mapped in the specified address map, an error message is issued.

#### get\_addresses

virtual function int get_addresses ( $$\rm re$$	uvm_reg_map map = null, uvm_reg_addr_t addr[] )
---	--

Identifies the external physical address(es) of this register

Computes all of the external physical addresses that must be accessed to completely read or write this register. The addressed are specified in little endian order. Returns the number of bytes transfered on each access.

If no address map is specified and the register is mapped in only one address map, that address map is used. If the register is mapped in more than one address map, the default address map of the parent block is used.

If an address map is specified and the register is not mapped in the specified address map, an error message is issued.

# Access

#### set

virtual	function	void	set	(uvm_reg_data_t	value,				
				string	fname	=	пп	,	
				int	lineno	=	0	)	

Set the desired value for this register

Sets the desired value of the fields in the register to the specified value. Does not actually set the value of the register in the design, only the desired value in its corresponding abstraction class in the RegModel model. Use the uvm\_reg::update() method to update the actual register with the mirrored value or the uvm\_reg::write() method to set the actual register and its mirrored value.

Unless this method is used, the desired value is equal to the mirrored value.

Refer <u>uvm\_reg\_field::set()</u> for more details on the effect of setting mirror values on fields with different access policies.

To modify the mirrored field values to a specific value, and thus use the mirrored as a scoreboard for the register values in the DUT, use the uvm\_reg::predict() method.

#### get

 Return the desired value of the fields in the register.

Does not actually read the value of the register in the design, only the desired value in the abstraction class. Unless set to a different value using the uvm\_reg::set(), the desired value and the mirrored value are identical.

Use the uvm\_reg::read() or uvm\_reg::peek() method to get the actual register value.

If the register contains write-only fields, the desired/mirrored value for those fields are the value last written and assumed to reside in the bits implementing these fields. Although a physical read operation would something different for these fields, the returned value is the actual content.

#### needs\_update

```
virtual function bit needs_update()
```

Returns 1 if any of the fields need updating

See uvm\_reg\_field::needs\_update() for details. Use the uvm\_reg::update() to actually update the DUT register.

#### reset

virtual function void reset(string kind = "HARD")

Reset the desired/mirrored value for this register.

Sets the desired and mirror value of the fields in this register to the reset value for the specified reset *kind*. See uvm\_reg\_field.reset() for more details.

Also resets the semaphore that prevents concurrent access to the register. This semaphore must be explicitly reset if a thread accessing this register array was killed in before the access was completed

#### get\_reset

virtual function uvm\_reg\_data\_t get\_reset(string kind = "HARD")

Get the specified reset value for this register

Return the reset value for this register for the specified reset kind.

# has\_reset

Check if any field in the register has a reset value specified for the specified reset *kind*. If *delete* is TRUE, removes the reset value, if any.

# set\_reset

virtual function void set reset(uvm reg data t value,

Specify or modify the reset value for this register

Specify or modify the reset value for all the fields in the register corresponding to the cause specified by *kind*.

#### write

virtual	task	write(output	uvm_status_e	status,			
		input	uvm_reg_data_t	value,			
		input	uvm_path_e	path		UVM_DEFAULT_PATH,	
			uvm_reg_map			null,	
		input	uvm_sequence_base	parent	=	null,	
		input	int	prior	=	-1,	
		input	uvm_object	extension	=	null,	
		input	string	fname	=	II II /	
		input	int	lineno	=	0	)

Write the specified value in this register

Write *value* in the DUT register that corresponds to this abstraction class instance using the specified access *path*. If the register is mapped in more than one address map, an address *map* must be specified if a physical access is used (front-door access). If a back-door access path is used, the effect of writing the register through a physical access is mimicked. For example, read-only bits in the registers will not be written.

The mirrored value will be updated using the uvm\_reg::predict() method.

#### read

virtual task read(output	uvm_status_e	status,	
output	uvm_reg_data_t	value,	
input	uvm_path_e	path	= UVM_DEFAULT_PATH,
input	uvm_reg_map	map	= null,
input	uvm_sequence_base		
input	int	prior	
input	uvm_object	extension	= null,
input	string	fname	= "",
input	int	lineno	= 0 )

Read the current value from this register

Read and return *value* from the DUT register that corresponds to this abstraction class instance using the specified access *path*. If the register is mapped in more than one address map, an address *map* must be specified if a physical access is used (front-door access). If a back-door access path is used, the effect of reading the register through a physical access is mimicked. For example, clear-on-read bits in the registers will be set to zero.

The mirrored value will be updated using the uvm\_reg::predict() method.

# poke

uvm_status_e	status,		
uvm_reg_data_t	value,		
string	kind	= "",	
uvm_sequence_base	parent	= null,	
uvm_object	extension	= null,	
string	fname	= "",	
int	lineno	= 0 )	
	<pre>uvm_reg_data_t string uvm_sequence_base uvm_object string</pre>	uvm_reg_data_tvalue,stringkinduvm_sequence_baseparentuvm_objectextensionstringfname	<pre>uvm_reg_data_t value, string kind = "", uvm_sequence_base parent = null, uvm_object extension = null, string fname = "",</pre>

Deposit the specified value in this register

Deposit the value in the DUT register corresponding to this abstraction class instance, asis, using a back-door access.

Uses the HDL path for the design abstraction specified by kind.

The mirrored value will be updated using the uvm\_reg::predict() method.

#### peek

virtual	task	peek(output	uvm_status_e	status,			
		output	uvm_reg_data_t	value,			
		input	string	kind	=		
		input	uvm_sequence_base	parent	=	null,	
		input	uvm_object	extension	=	null,	
		input	string	fname	=		
		input	int	lineno	=	0	)

Read the current value from this register

Sample the value in the DUT register corresponding to this absraction class instance using a back-door access. The register value is sampled, not modified.

Uses the HDL path for the design abstraction specified by *kind*.

The mirrored value will be updated using the uvm\_reg::predict() method.

# update

virtual task update	(output uvm_status_e	status,	
	input uvm_path_e	path =	UVM_DEFAULT_PATH,
	input uvm_reg_map	map =	null,
	input uvm_sequence_bas		
	input int	prior =	
	input uvm_object	extension =	
	input string	fname =	,
	input int	lineno =	= ()

Updates the content of the register in the design to match the desired value

This method performs the reverse operation of uvm\_reg::mirror(). Write this register if the DUT register is out-of-date with the desired/mirrored value in the abstraction class, as determined by the uvm\_reg::needs\_update() method.

The update can be performed using the using the physical interfaces (frontdoor) or uvm\_reg::poke() (backdoor) access. If the register is mapped in multiple address maps and physical access is used (front-door), an address *map* must be specified.

### mirror

	uvm_check_e		= UVM_NO_CHECK,
input	<pre>uvm_path_e uvm_reg_map uvm_sequence_base int</pre>	map	
input	uvm_object string	extension fname lineno	= nuĺl, = "",

Read the register and update/check its mirror value

Read the register and optionally compared the readback value with the current mirrored value if *check* is UVM\_CHECK. The mirrored value will be updated using the uvm\_reg::predict() method based on the readback value.

The mirroring can be performed using the physical interfaces (frontdoor) or uvm\_reg::peek() (backdoor).

If *check* is specified as UVM\_CHECK, an error message is issued if the current mirrored value does not match the readback value. Any field whose check has been disabled with uvm\_reg\_field::set\_compare() will not be considered in the comparison.

If the register is mapped in multiple address maps and physical access is used (frontdoor access), an address *map* must be specified. If the register contains write-only fields, their content is mirrored and optionally checked only if a UVM\_BACKDOOR access path is used to read the register.

#### predict

virtual function bit predict (uvm_reg_data_t	<pre>value,</pre>
uvm_reg_byte_en_t	be = -1,
uvm_predict_e	kind = UVM_PREDICT_DIRECT,
uvm_path_e	path = UVM_FRONTDOOR,
uvm_reg_map	map = null,
string	fname = "",
int	lineno = 0

Update the mirrored value for this register.

Predict the mirror value of the fields in the register based on the specified observed *value* on a specified adress *map*, or based on a calculated value. See <a href="https://www\_reg\_field::predict(">www\_reg\_field::predict()</a> for more details.

Returns TRUE if the prediction was succesful for each field in the register.

#### is\_busy

function bit is\_busy()

Returns 1 if register is currently being read or written.

# FRONTDOOR

# set\_frontdoor

function void set_frontdoor(uvm_reg_frontdoor	ftdr,			
	map fname	null,		
·····	lineno	/	)	

Set a user-defined frontdoor for this register

By default, registers are mapped linearly into the address space of the address maps that instantiate them. If registers are accessed using a different mechanism, a user-defined access mechanism must be defined and associated with the corresponding register

abstraction class

If the register is mapped in multiple address maps, an address *map* must be specified.

#### get\_frontdoor

function uvm\_reg\_frontdoor get\_frontdoor(uvm\_reg\_map map = null)

Returns the user-defined frontdoor for this register

If null, no user-defined frontdoor has been defined. A user-defined frontdoor is defined by using the uvm\_reg::set\_frontdoor() method.

If the register is mapped in multiple address maps, an address *map* must be specified.

# BACKDOOR

#### set\_backdoor

function void set_backdoor(uvm_reg_backdoor bkdr,	,		
string fname	= <u>د</u>	" " /	
int liner	10 =	0)	

Set a user-defined backdoor for this register

By default, registers are accessed via the built-in string-based DPI routines if an HDL path has been specified using the uvm\_reg::configure() or uvm\_reg::add\_hdl\_path() method.

If this default mechanism is not suitable (e.g. because the register is not implemented in pure SystemVerilog) a user-defined access mechanism must be defined and associated with the corresponding register abstraction class

A user-defined backdoor is required if active update of the mirror of this register abstraction class, based on observed changes of the corresponding DUT register, is used.

#### get\_backdoor

function uvm\_reg\_backdoor get\_backdoor(bit inherited = 1)

Returns the user-defined backdoor for this register

If null, no user-defined backdoor has been defined. A user-defined backdoor is defined by using the uvm\_reg::set\_backdoor() method.

If *inherited* is TRUE, returns the backdoor of the parent block if none have been specified for this register.

#### clear\_hdl\_path

function void clear\_hdl\_path (string kind = "RTL")

Delete HDL paths

Remove any previously specified HDL path to the register instance for the specified design abstraction.

#### add\_hdl\_path

Add an HDL path

Add the specified HDL path to the register instance for the specified design abstraction. This method may be called more than once for the same design abstraction if the register is physically duplicated in the design abstraction

For example, the following register

#### would be specified using the following literal value

```
add_hdl_path('{ '{"A_reg", 15, 1},
'{"B_reg", 6, 7},
'{"C_reg", 0, 4} );
```

If the register is implementd using a single HDL variable, The array should specify a single slice with its *offset* and *size* specified as -1. For example:

```
rl.add_hdl_path('{ '{"rl", -1, -1}});
```

# add\_hdl\_path\_slice

Append the specified HDL slice to the HDL path of the register instance for the specified design abstraction. If *first* is TRUE, starts the specification of a duplicate HDL implementation of the register.

#### has\_hdl\_path

function bit has\_hdl\_path (string kind = "")

Check if a HDL path is specified

Returns TRUE if the register instance has a HDL path defined for the specified design abstraction. If no design abstraction is specified, uses the default design abstraction specified for the parent block.

#### get\_hdl\_path

Get the incremental HDL path(s)

Returns the HDL path(s) defined for the specified design abstraction in the register instance. Returns only the component of the HDL paths that corresponds to the register, not a full hierarchical path

If no design asbtraction is specified, the default design abstraction for the parent block is used.

#### get\_hdl\_path\_kinds

function void get\_hdl\_path\_kinds (ref string kinds[\$])

Get design abstractions for which HDL paths have been defined

#### get\_full\_hdl\_path

function void get_full_hdl_path	( ref	uvm_hdl_path_concat	paths[\$],		
	input	string	kind	=	" " ,
	input	string	separator	=	".")

Get the full hierarchical HDL path(s)

Returns the full hierarchical HDL path(s) defined for the specified design abstraction in the register instance. There may be more than one path returned even if only one path was defined for the register instance, if any of the parent components have more than one path defined for the same design abstraction

If no design asbtraction is specified, the default design abstraction for each ancestor block is used to get each incremental path.

#### backdoor\_read

```
virtual task backdoor_read(uvm_reg_item rw)
```

User-define backdoor read access

Override the default string-based DPI backdoor access read for this register type. By default calls uvm\_reg::backdoor\_read\_func().

#### backdoor\_write

```
virtual task backdoor_write(uvm_reg_item rw)
```

User-defined backdoor read access

Override the default string-based DPI backdoor access write for this register type.

#### backdoor\_read\_func

virtual function uvm\_status\_e backdoor\_read\_func(uvm\_reg\_item rw)

User-defined backdoor read access

Override the default string-based DPI backdoor access read for this register type.

#### backdoor\_watch

virtual task backdoor\_watch()

User-defined DUT register change monitor

Watch the DUT register corresponding to this abstraction class instance for any change in value and return when a value-change occurs. This may be implemented a string-based DPI access if the simulation tool provide a value-change callback facility. Such a facility does not exists in the standard SystemVerilog DPI and thus no default implementation for this method can be provided.

# COVERAGE

#### include\_coverage

static function void	include_coverage(string	scope,
	uvm_reg_cvr_t	
	uvm_object	accessor = null)

Specify which coverage model that must be included in various block, register or memory abstraction class instances.

The coverage models are specified by or'ing or adding the uvm\_coverage\_model\_e coverage model identifiers corresponding to the coverage model to be included.

The scope specifies a hierarchical name or pattern identifying a block, memory or register abstraction class instances. Any block, memory or register whose full hierarchical name matches the specified scope will have the specified functional coverage models included in them.

The scope can be specified as a POSIX regular expression or simple pattern. See uvm\_resource\_base::Scope Interface for more details.

```
uvm_reg::include_coverage("*", UVM_CVR_ALL);
```

The specification of which coverage model to include in which abstraction class is stored in a uvm\_reg\_cvr\_t resource in the uvm\_resource\_db resource database, in the "uvm\_reg::" scope namespace.

#### build\_coverage

protected function uvm\_reg\_cvr\_t build\_coverage(uvm\_reg\_cvr\_t models)

Check if all of the specified coverage models must be built.

Check which of the specified coverage model must be built in this instance of the register abstraction class, as specified by calls to uvm\_reg::include\_coverage().

Models are specified by adding the symbolic value of individual coverage model as defined in uvm\_coverage\_model\_e. Returns the sum of all coverage models to be built in the register model.

#### add\_coverage

virtual protected function void add\_coverage(uvm\_reg\_cvr\_t models)

Specify that additional coverage models are available.

Add the specified coverage model to the coverage models available in this class. Models are specified by adding the symbolic value of individual coverage model as defined in uvm\_coverage\_model\_e.

This method shall be called only in the constructor of subsequently derived classes.

#### has\_coverage

virtual function bit has\_coverage(uvm\_reg\_cvr\_t models)

Check if register has coverage model(s)

Returns TRUE if the register abstraction class contains a coverage model for all of the models specified. Models are specified by adding the symbolic value of individual coverage model as defined in uvm\_coverage\_model\_e.

#### set\_coverage

virtual function uvm\_reg\_cvr\_t set\_coverage(uvm\_reg\_cvr\_t is\_on)

Turns on coverage measurement.

Turns the collection of functional coverage measurements on or off for this register. The functional coverage measurement is turned on for every coverage model specified using uvm\_coverage\_model\_e symbolic identifiers. Multiple functional coverage models can be specified by adding the functional coverage model identifiers. All other functional coverage models are turned off. Returns the sum of all functional coverage models whose measurements were previously on.

This method can only control the measurement of functional coverage models that are present in the register abstraction classes, then enabled during construction. See the uvm\_reg::has\_coverage() method to identify the available functional coverage models.

#### get\_coverage

virtual function bit get\_coverage(uvm\_reg\_cvr\_t is\_on)

Check if coverage measurement is on.

Returns TRUE if measurement for all of the specified functional coverage models are currently on. Multiple functional coverage models can be specified by adding the functional coverage model identifiers.

See uvm\_reg::set\_coverage() for more details.

#### sample

protected	virtual	function	void		_reg_data_t		
					_reg_data_t		
				bit		is_read,	
				uvm_	_reg_map	map	)

Functional coverage measurement method

This method is invoked by the register abstraction class whenever it is read or written with the specified *data* via the specified address *map*. It is invoked after the read or write operation has completed but before the mirror has been updated.

Empty by default, this method may be extended by the abstraction class generator to perform the required sampling in any provided functional coverage model.


#### sample\_values

virtual function void sample\_values()

Functional coverage measurement method for field values

This method is invoked by the user or by the uvm\_reg\_block::sample\_values() method of the parent block to trigger the sampling of the current field values in the register-level functional coverage model.

This method may be extended by the abstraction class generator to perform the required sampling in any provided field-value functional coverage model.



#### pre\_write

```
virtual task pre_write(uvm_reg_item rw)
```

Called before register write.

If the specified data value, access *path* or address *map* are modified, the updated data value, access path or address map will be used to perform the register operation. If the *status* is modified to anything other than UVM\_IS\_OK, the operation is aborted.

The registered callback methods are invoked after the invocation of this method. All register callbacks are executed before the corresponding field callbacks

#### post\_write

Called after register write.

If the specified *status* is modified, the updated status will be returned by the register operation.

The registered callback methods are invoked before the invocation of this method. All register callbacks are executed before the corresponding field callbacks

#### pre\_read

virtual task pre\_read(uvm\_reg\_item rw)

Called before register read.

If the specified access *path* or address *map* are modified, the updated access path or address map will be used to perform the register operation. If the *status* is modified to anything other than UVM\_IS\_OK, the operation is aborted.

The registered callback methods are invoked after the invocation of this method. All register callbacks are executed before the corresponding field callbacks

#### post\_read

```
virtual task post_read(uvm_reg_item rw)
```

Called after register read.

If the specified readback data or *status* is modified, the updated readback data or status will be returned by the register operation.

The registered callback methods are invoked before the invocation of this method. All register callbacks are executed before the corresponding field callbacks

# uvm\_reg\_field

Field abstraction class

A field represents a set of bits that behave consistently as a single entity.

A field is contained within a single register, but may have different access policies depending on the adddress map use the access the register (thus the field).

ıvm_reg_field	
ield abstraction class	
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_reg_field	
CLASS DECLARATION	
class uvm_reg_	_field extends uvm_object
value	Mirrored field value.
INITIALIZATION	
new	Create a new field instance
configure	Instance-specific configuration
INTROSPECTION	
get_name	Get the simple name
get full name	Get the hierarchical name
get parent	Get the parent register
get_lsb_pos	Return the position of the field
get_n_bits	Returns the width, in number of bits, of the field.
get_max_size	Returns the width, in number of bits, of the largest field.
set access	Modify the access policy of the field
define_access	Define a new access policy value
get_access	Get the access policy of the field
is_known_access	Check if access policy is a built-in one.
set_volatility	Modify the volatility of the field to the specified one.
is_volatile	Indicates if the field value is volatile
Access	
set	Set the desired value for this field
get	Return the desired value of the field
reset	Reset the desired/mirrored value for this field.
get_reset	Get the specified reset value for this field
has_reset	Check if the field has a reset value specified
set_reset	Specify or modify the reset value for this field
needs_update	Check if the abstract model contains different desired and mirrored values.
write	Write the specified value in this field
read	Read the current value from this field
poke	Deposit the specified value in this field
peek	Read the current value from this field
mirror	Read the field and update/check its mirror value
set_compare	Sets the compare policy during a mirror update.
get_compare	Returns the compare policy for this field.
is_indv_accessible	Check if this field can be written individually, i.e.
predict	Update the mirrored value for this field.

pre_writeCalled before field write.post_writeCalled after field write.pre_readCalled before field read.	ALLBACKS
pre_read Called before field read.	pre_write
	post_write
	pre_read
post_read Called after field read.	post_read

#### value

rand uvm\_reg\_data\_t value

Mirrored field value. This value can be sampled in a functional coverage model or constrained when randomized.

# **I**NITIALIZATION

# new function new(string name = "uvm\_reg\_field")

Create a new field instance

This method should not be used directly. The uvm\_reg\_field::type\_id::create() factory method should be used instead.

#### configure

	uvm_reg unsigned string bit uvm_reg_data_t bit bit	<pre>parent, size, lsb_pos, access, volatile, reset, has_reset, is_rand, individually_accessible)</pre>	
--	--	---	--

Instance-specific configuration

Specify the *parent* register of this field, its *size* in bits, the position of its least-significant bit within the register relative to the least-significant bit of the register, its *access* policy, volatility, "HARD" *reset* value, whether the field value is actually reset (the *reset* value is ignored if *FALSE*), whether the field value may be randomized and whether the field is the only one to occupy a byte lane in the register.

See set\_access for a specification of the pre-defined field access policies.

If the field access policy is a pre-defined policy and NOT one of "RW", "WRC", "WRS", "WO", "W1", or "WO1", the value of *is\_rand* is ignored and the rand\_mode() for the field instance is turned off since it cannot be written.

# **I**NTROSPECTION

Get the simple name

Return the simple object name of this field

#### get\_full\_name

```
virtual function string get_full_name()
```

Get the hierarchical name

Return the hierarchal name of this field The base of the hierarchical name is the root block.

#### get\_parent

virtual function uvm\_reg get\_parent()

Get the parent register

#### get\_lsb\_pos

virtual function int unsigned get\_lsb\_pos()

Return the position of the field

Returns the index of the least significant bit of the field in the register that instantiates it. An offset of 0 indicates a field that is aligned with the least-significant bit of the register.

#### get\_n\_bits

```
virtual function int unsigned get_n_bits()
```

Returns the width, in number of bits, of the field.

#### get\_max\_size

static function int unsigned get\_max\_size()

Returns the width, in number of bits, of the largest field.

#### set\_access

virtual function string set\_access(string mode)

Modify the access policy of the field

Modify the access policy of the field to the specified one and return the previous access policy.

The pre-defined access policies are as follows. The effect of a read operation are applied after the current value of the field is sampled. The read operation will return the current value, not the value affected by the read operation (if any).

-	
"RO"	W: no effect, R: no effect
"RW"	W: as-is, R: no effect
"RC"	W: no effect, R: clears all bits
"RS"	W: no effect, R: sets all bits
"WRC"	W: as-is, R: clears all bits
"WRS"	W: as-is, R: sets all bits
"WC"	W: clears all bits, R: no effect
"WS"	W: sets all bits, R: no effect
"WSRC"	W: sets all bits, R: clears all bits
"WCRS"	W: clears all bits, R: sets all bits
"W1C"	W: 1/0 clears/no effect on matching bit, R: no effect
"W1S"	W: 1/0 sets/no effect on matching bit, R: no effect
″W1T″	W: 1/0 toggles/no effect on matching bit, R: no effect
"WOC"	W: 1/0 no effect on/clears matching bit, R: no effect
"WOS"	W: 1/0 no effect on/sets matching bit, R: no effect
"WOT"	W: 1/0 no effect on/toggles matching bit, R: no effect
"W1SRC"	W: 1/0 sets/no effect on matching bit, R: clears all bits
"W1CRS"	W: 1/0 clears/no effect on matching bit, R: sets all bits
"WOSRC"	W: 1/0 no effect on/sets matching bit, R: clears all bits
"WOCRS"	W: 1/0 no effect on/clears matching bit, R: sets all bits
"WO"	W: as-is, R: error
"WOC"	W: clears all bits, R: error
"WOS"	W: sets all bits, R: error
"W1"	W: first one after <i>HARD</i> reset is as-is, other W have no effects, no effect
"WO1"	W: first one after <i>HARD</i> reset is as-is, other W have no effects, error

It is important to remember that modifying the access of a field will make the register model diverge from the specification that was used to create it.

#### define\_access

static function bit define\_access(string name)

Define a new access policy value

Because field access policies are specified using string values, there is no way for SystemVerilog to verify if a specific access value is valid or not. To help catch typing errors, user-defined access values must be defined using this method to avoid beign reported as an invalid access policy.

The name of field access policies are always converted to all uppercase.

Returns TRUE if the new access policy was not previously defined. Returns FALSE otherwise but does not issue an error message.

R:

R:

#### get\_access

virtual function string get\_access(uvm\_reg\_map map = null)

Get the access policy of the field

Returns the current access policy of the field when written and read through the specified address *map*. If the register containing the field is mapped in multiple address map, an address map must be specified. The access policy of a field from a specific address map may be restricted by the register's access policy in that address map. For example, a RW field may only be writable through one of the address maps and read-only through all of the other maps.

is\_known\_access

```
virtual function bit is_known_access(uvm_reg_map map = null)
```

Check if access policy is a built-in one.

Returns TRUE if the current access policy of the field, when written and read through the specified address *map*, is a built-in access policy.

#### set\_volatility

```
virtual function void set_volatility(bit volatile)
```

Modify the volatility of the field to the specified one.

It is important to remember that modifying the volatility of a field will make the register model diverge from the specification that was used to create it.

#### is\_volatile

virtual function bit is\_volatile()

Indicates if the field value is volatile

UVM uses the IEEE 1685-2009 IP-XACT definition of "volatility". If TRUE, the value of the register is not predictable because it may change between consecutive accesses. This typically indicates a field whose value is updated by the DUT. The nature or cause of the change is not specified. If FALSE, the value of the register is not modified between consecutive accesses.

# Access

#### set

Set the desired value for this field

Sets the desired value of the field to the specified value. Does not actually set the value of the field in the design, only the desired value in the abstrcation class. Use the uvm\_reg::update() method to update the actual register with the desired value or the uvm\_reg\_field::write() method to actually write the field and update its mirrored value.

The final desired value in the mirror is a function of the field access policy and the set value, just like a normal physical write operation to the corresponding bits in the hardware. As such, this method (when eventually followed by a call to uvm\_reg::update()) is a zero-time functional replacement for the uvm\_reg\_field::write() method. For example, the desired value of a read-only field is not modified by this method and the desired value of a write-once field can only be set if the field has not yet been written to using a physical (for example, front-door) write operation.

Use the uvm\_reg\_field::predict() to modify the mirrored value of the field.

#### get

Return the desired value of the field

Does not actually read the value of the field in the design, only the desired value in the abstraction class. Unless set to a different value using the uvm\_reg\_field::set(), the desired value and the mirrored value are identical.

Use the uvm\_reg\_field::read() or uvm\_reg\_field::peek() method to get the actual field value.

If the field is write-only, the desired/mirrored value is the value last written and assumed to reside in the bits implementing it. Although a physical read operation would something different, the returned value is the actual content.

#### reset

```
virtual function void reset(string kind = "HARD")
```

Reset the desired/mirrored value for this field.

Sets the desired and mirror value of the field to the reset event specified by *kind*. If the field does not have a reset value specified for the specified reset *kind* the field is unchanged.

Does not actually reset the value of the field in the design, only the value mirrored in the field abstraction class.

Write-once fields can be modified after a "HARD" reset operation.

#### get\_reset

virtual function uvm\_reg\_data\_t get\_reset(string kind = "HARD")

Get the specified reset value for this field

Return the reset value for this field for the specified reset *kind*. Returns the current field value is no reset value has been specified for the specified reset event.

has\_reset

Check if the field has a reset value specified

Return TRUE if this field has a reset value specified for the specified reset *kind*. If *delete* is TRUE, removes the reset value, if any.

#### set\_reset

Specify or modify the reset value for this field

Specify or modify the reset value for this field corresponding to the cause specified by *kind*.

#### needs\_update

```
virtual function bit needs_update()
```

Check if the abstract model contains different desired and mirrored values.

If a desired field value has been modified in the abstraction class without actually updating the field in the DUT, the state of the DUT (more specifically what the abstraction class *thinks* the state of the DUT is) is outdated. This method returns TRUE if the state of the field in the DUT needs to be updated to match the desired value. The mirror values or actual content of DUT field are not modified. Use the uvm\_reg::update() to actually update the DUT field.

#### write

virtual t	task	write	input input input	uvm_reg_map uvm_sequence_base	map	=	null,	7	
			input	uvm_object string	extension fname lineno	=	null, "",	)	

Write the specified value in this field

Write *value* in the DUT field that corresponds to this abstraction class instance using the specified access *path*. If the register containing this field is mapped in more than one address map, an address *map* must be specified if a physical access is used (front-door access). If a back-door access path is used, the effect of writing the field through a physical access is mimicked. For example, read-only bits in the field will not be written.

The mirrored value will be updated using the uvm\_reg\_field::predict() method.

If a front-door access is used, and if the field is the only field in a byte lane and if the physical interface corresponding to the address map used to access the field support

byte-enabling, then only the field is written. Otherwise, the entire register containing the field is written, and the mirrored values of the other fields in the same register are used in a best-effort not to modify their value.

If a backdoor access is used, a peek-modify-poke process is used. in a best-effort not to modify the value of the other fields in the register.

#### read

virtual	task	read		uvm_status_e	status,			
			output	uvm_reg_data_t	value,			
			input	uvm_path_e			UVM_DEFAULT_PATH,	
				uvm_reg_map			null,	
				uvm_sequence_base				
			input		prior			
			input	uvm_object	extension	=	null,	
			input	string	fname	=	II II /	
			input	int	lineno	=	0	)

Read the current value from this field

Read and return *value* from the DUT field that corresponds to this abstraction class instance using the specified access *path*. If the register containing this field is mapped in more than one address map, an address *map* must be specified if a physical access is used (front-door access). If a back-door access path is used, the effect of reading the field through a physical access is mimicked. For example, clear-on-read bits in the filed will be set to zero.

The mirrored value will be updated using the uvm\_reg\_field::predict() method.

If a front-door access is used, and if the field is the only field in a byte lane and if the physical interface corresponding to the address map used to access the field support byte-enabling, then only the field is read. Otherwise, the entire register containing the field is read, and the mirrored values of the other fields in the same register are updated.

If a backdoor access is used, the entire containing register is peeked and the mirrored value of the other fields in the register is updated.

#### poke

virtual	task	poke	(output	uvm_status_e	status,				
			input	uvm_reg_data_t	value,				
			input	string	kind	=	" " /		
			input	uvm_sequence_base			null,		
			input	uvm_object	extension	=	null,		
			input	string	fname	=	" " /		
			input	int	lineno	=	0	)	

Deposit the specified value in this field

Deposit the value in the DUT field corresponding to this abstraction class instance, as-is, using a back-door access. A peek-modify-poke process is used in a best-effort not to modify the value of the other fields in the register.

The mirrored value will be updated using the uvm\_reg\_field::predict() method.

#### peek

virtual	task	peek	(output	uvm_status_e	status,
			output	uvm_reg_data_t	value,

input input	string uvm_sequence_base uvm_object string int	parent extension fname	= = =		)
----------------	--	------------------------------	-------------	--	---

Read the current value from this field

Sample the value in the DUT field corresponding to this absraction class instance using a back-door access. The field value is sampled, not modified.

Uses the HDL path for the design abstraction specified by *kind*.

The entire containing register is peeked and the mirrored value of the other fields in the register are updated using the uvm\_reg\_field::predict() method.

#### mirror

virtual task mirror(output	uvm_status_e	status,	
input	uvm_check_e	check	= UVM_NO_CHECK,
input	uvm_path_e		= UVM_DEFAULT_PATH,
input	uvm_reg_map	map	= null,
input	uvm_sequence_base	parent	= null,
input	int	prior	= -1,
input	uvm_object	extension	= null,
input	string	fname	= "",
input	int	lineno	= 0 )

Read the field and update/check its mirror value

Read the field and optionally compared the readback value with the current mirrored value if *check* is UVM\_CHECK. The mirrored value will be updated using the predict() method based on the readback value.

The *path* argument specifies whether to mirror using the UVM\_FRONTDOOR (read) or or UVM\_BACKDOOR (peek()).

If *check* is specified as UVM\_CHECK, an error message is issued if the current mirrored value does not match the readback value, unless set\_compare was used disable the check.

If the containing register is mapped in multiple address maps and physical access is used (front-door access), an address *map* must be specified. For write-only fields, their content is mirrored and optionally checked only if a UVM\_BACKDOOR access path is used to read the field.

#### set\_compare

function void set\_compare(uvm\_check\_e check = UVM\_CHECK)

Sets the compare policy during a mirror update. The field value is checked against its mirror only when both the *check* argument in uvm\_reg\_block::mirror, uvm\_reg::mirror, or uvm\_reg\_field::mirror and the compare policy for the field is UVM\_CHECK.

#### get\_compare

function uvm\_check\_e get\_compare()

Returns the compare policy for this field.

#### is\_indv\_accessible

```
function bit is_indv_accessible (uvm_path_e path,
uvm_reg_map local_map)
```

Check if this field can be written individually, i.e. without affecting other fields in the containing register.

#### predict

function bit predict	(uvm_reg_data_t	value,			
	uvm_reg_byte_en_t	be	=	-1,	
	uvm_predict_e	kind	=	UVM_PREDICT_DIRECT,	
	uvm_path_e	path	=	UVM_FRONTDOOR,	
	uvm_reg_map	map	=	null,	
	string	fname	=	н н ,	
	int	lineno	=	0 )	

Update the mirrored value for this field.

Predict the mirror value of the field based on the specified observed *value* on a bus using the specified address *map*.

If *kind* is specified as UVM\_PREDICT\_READ, the value was observed in a read transaction on the specified address *map* or backdoor (if *path* is UVM\_BACKDOOR). If *kind* is specified as UVM\_PREDICT\_WRITE, the value was observed in a write transaction on the specified address *map* or backdoor (if *path* is UVM\_BACKDOOR). If *kind* is specified as UVM\_PREDICT\_DIRECT, the value was computed and is updated as-is, without regard to any access policy. For example, the mirrored value of a read-only field is modified by this method if *kind* is specified as UVM\_PREDICT\_DIRECT.

This method does not allow an update of the mirror when the register containing this field is busy executing a transaction because the results are unpredictable and indicative of a race condition in the testbench.

Returns TRUE if the prediction was succesful.

# CALLBACKS

#### pre\_write

```
virtual task pre_write (uvm_reg_item rw)
```

Called before field write.

If the specified data value, access *path* or address *map* are modified, the updated data value, access path or address map will be used to perform the register operation. If the *status* is modified to anything other than UVM\_IS\_OK, the operation is aborted.

The field callback methods are invoked after the callback methods on the containing register. The registered callback methods are invoked after the invocation of this method.

# post\_write

Called after field write.

If the specified *status* is modified, the updated status will be returned by the register operation.

The field callback methods are invoked after the callback methods on the containing register. The registered callback methods are invoked before the invocation of this method.

#### pre\_read

virtual task pre_read	(uvm_reg_item rw)
-----------------------	-------------------

Called before field read.

If the access *path* or address *map* in the *rw* argument are modified, the updated access path or address map will be used to perform the register operation. If the *status* is modified to anything other than UVM\_IS\_OK, the operation is aborted.

The field callback methods are invoked after the callback methods on the containing register. The registered callback methods are invoked after the invocation of this method.

#### post\_read

```
virtual task post_read (uvm_reg_item rw)
```

Called after field read.

If the specified readback data or~status~ in the *rw* argument is modified, the updated readback data or status will be returned by the register operation.

The field callback methods are invoked after the callback methods on the containing register. The registered callback methods are invoked before the invocation of this method.

# uvm\_mem

Memory abstraction base class

A memory is a collection of contiguous locations. A memory may be accessible via more than one address map.

Unlike registers, memories are not mirrored because of the potentially large data space: tests that walk the entire memory space would negate any benefit from sparse memory modelling techniques. Rather than relying on a mirror, it is recommended that backdoor access be used instead.

#### Summary uvm\_mem Memory abstraction base class **CLASS HIERARCHY** uvm\_void uvm object uvm\_mem **CLASS DECLARATION** class uvm\_mem extends uvm\_object **I**NITIALIZATION Create a new instance and type-specific new configuration configure Instance-specific configuration Modify the offset of the memory set offset Modifying the offset of a diverge from the specification that was memory will make the abstract used to create it. model Memory allocation manager mam **INTROSPECTION** Get the simple name get name Get the hierarchical name get full name get parent Get the parent block get\_n\_maps Returns the number of address maps this memory is mapped in Return TRUE if this memory is in the is\_in\_map specified address map Returns all of the address *maps* where this get\_maps memory is mapped Returns the access rights of this memory. get rights Returns the access policy of the memory get\_access when written and read via an address map. Returns the number of unique memory get size locations in this memory. Return the width, in number of bytes, of get\_n\_bytes each memory location Returns the width, in number of bits, of get\_n\_bits each memory location

Returns the maximum width, in number of

Return the virtual registers in this memory Return the virtual fields in the memory

bits, of all memories

Find the named virtual register

get\_max\_size

get\_virtual\_registers
get\_virtual\_fields
get\_vreg\_by\_name

get_vfield_by_name	Find the named virtual field
get_vreg_by_offset	Find the virtual register implemented at
	the specified offset
get_offset	Returns the base offset of a memory
5 —	location
get_address	Returns the base external physical address
5 —	of a memory location
get_addresses	Identifies the external physical
5 —	address(es) of a memory location
HDL Access	
write	Write the specified value in a memory
	location
read	Read the current value from a memory
	location
burst_write	Write the specified values in memory
	locations
burst_read	Read values from memory locations
poke	Deposit the specified value in a memory
	location
peek	Read the current value from a memory
	location
FRONTDOOR	
set frontdoor	Set a user-defined frontdoor for this
set_nontdoor	
act frontdoor	Returns the user-defined frontdoor for this
get_frontdoor	
	memory
BACKDOOR	
	Set a user-defined backdoor for this
BACKDOOR set_backdoor	Set a user-defined backdoor for this memory
set_backdoor	memory
	memory Returns the user-defined backdoor for this
set_backdoor get_backdoor	memory Returns the user-defined backdoor for this memory
set_backdoor get_backdoor clear_hdl_path	memory Returns the user-defined backdoor for this memory Delete HDL paths
set_backdoor get_backdoor clear_hdl_path add_hdl_path	memory Returns the user-defined backdoor for this memory Delete HDL paths Add an HDL path
set_backdoor get_backdoor clear_hdl_path	memory Returns the user-defined backdoor for this memory Delete HDL paths Add an HDL path Add the specified HDL slice to the HDL
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice	memory Returns the user-defined backdoor for this memory Delete HDL paths Add an HDL path Add the specified HDL slice to the HDL path for the specified design abstraction.
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get design abstractions for which HDL</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_read_func	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_read_func CALLBACKS	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_read_func CALLBACKS pre_write	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_read_func CALLBACKS pre_write post_write	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory write.</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_read_func CALLBACKS pre_write post_write pre_read	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory write.</li> <li>Called before memory read.</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_read_func CALLBACKS pre_write post_write	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory write.</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_read_func CALLBACKS pre_write post_write pre_read	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory read.</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_write backdoor_read_func CALLBACKS pre_write post_write post_read post_read COVERAGE	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory read.</li> <li>Called after memory read.</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_read backdoor_read_func CALLBACKS pre_write post_write post_write post_read	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory read.</li> <li>Called after memory read.</li> <li>Check if all of the specified coverage</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_write backdoor_read_func CALLBACKS pre_write post_write post_read post_read COVERAGE build_coverage	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory write.</li> <li>Called after memory read.</li> <li>Check if all of the specified coverage model must be built.</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_write backdoor_read_func CALLBACKS pre_write post_write post_read post_read COVERAGE	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory write.</li> <li>Called after memory read.</li> <li>Called after memory read.</li> <li>Check if all of the specified coverage model must be built.</li> <li>Specify that additional coverage models</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_write backdoor_read_func CALLBACKS pre_write post_write post_read post_read COVERAGE build_coverage add_coverage	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory read.</li> <li>Called after memory read.</li> <li>Check if all of the specified coverage model must be built.</li> <li>Specify that additional coverage models are available.</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_write backdoor_read_func CALLBACKS pre_write post_write post_read post_read COVERAGE build_coverage add_coverage	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory write.</li> <li>Called after memory read.</li> <li>Called after memory read.</li> <li>Check if all of the specified coverage model must be built.</li> <li>Specify that additional coverage models are available.</li> <li>Check if memory has coverage model(s)</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_write backdoor_read_func <b>CALLBACKS</b> pre_write post_write post_write post_read <b>COVERAGE</b> build_coverage add_coverage has_coverage	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory write.</li> <li>Called after memory read.</li> <li>Called after memory read.</li> <li>Check if all of the specified coverage model must be built.</li> <li>Specify that additional coverage models are available.</li> <li>Check if memory has coverage model(s)</li> <li>Turns on coverage measurement.</li> </ul>
set_backdoor get_backdoor clear_hdl_path add_hdl_path add_hdl_path_slice has_hdl_path get_hdl_path get_full_hdl_path get_hdl_path_kinds backdoor_read backdoor_read backdoor_read_func CALLBACKS pre_write post_write post_read post_read COVERAGE build_coverage add_coverage	<ul> <li>memory</li> <li>Returns the user-defined backdoor for this memory</li> <li>Delete HDL paths</li> <li>Add an HDL path</li> <li>Add the specified HDL slice to the HDL path for the specified design abstraction.</li> <li>Check if a HDL path is specified</li> <li>Get the incremental HDL path(s)</li> <li>Get the full hierarchical HDL path(s)</li> <li>Get design abstractions for which HDL paths have been defined</li> <li>User-define backdoor read access</li> <li>User-defined backdoor read access</li> <li>User-defined backdoor read access</li> <li>Called before memory write.</li> <li>Called after memory write.</li> <li>Called after memory read.</li> <li>Called after memory read.</li> <li>Check if all of the specified coverage model must be built.</li> <li>Specify that additional coverage models are available.</li> <li>Check if memory has coverage model(s)</li> </ul>

# **I**NITIALIZATION

new

Create a new instance and type-specific configuration

Creates an instance of a memory abstraction class with the specified name.

*size* specifies the total number of memory locations.  $n_{bits}$  specifies the total number of bits in each memory location. *access* specifies the access policy of this memory and may be one of "RW for RAMs and "RO" for ROMs.

*has\_coverage* specifies which functional coverage models are present in the extension of the register abstraction class. Multiple functional coverage models may be specified by adding their symbolic names, as defined by the uvm\_coverage\_model\_e type.

#### configure

Instance-specific configuration

Specify the parent block of this memory.

If this memory is implemented in a single HDL variable, it's name is specified as the *hdl\_path*. Otherwise, if the memory is implemented as a concatenation of variables (usually one per bank), then the HDL path must be specified using the add\_hdl\_path() or add\_hdl\_path\_slice() method.

#### set\_offset

Modify the offset of the memory

The offset of a memory within an address map is set using the uvm\_reg\_map::add\_mem() method. This method is used to modify that offset dynamically.

#### Modifying the offset of a memory will make the abstract model

diverge from the specification that was used to create it.

#### mam

uvm\_mem\_mam mam

Memory allocation manager

Memory allocation manager for the memory corresponding to this abstraction class instance. Can be used to allocate regions of consecutive addresses of specific sizes, such as DMA buffers, or to locate virtual register array.

#### get\_name

Get the simple name

Return the simple object name of this memory.

#### get\_full\_name

virtual function string get\_full\_name()

Get the hierarchical name

Return the hierarchal name of this memory. The base of the hierarchical name is the root block.

#### get\_parent

virtual function uvm\_reg\_block get\_parent ()

Get the parent block

#### get\_n\_maps

```
virtual function int get_n_maps ()
```

Returns the number of address maps this memory is mapped in

#### is\_in\_map

function bit is\_in\_map (uvm\_reg\_map map)

Return TRUE if this memory is in the specified address map

#### get\_maps

virtual function void get\_maps (ref uvm\_reg\_map maps[\$])

Returns all of the address maps where this memory is mapped

#### get\_rights

virtual function string get\_rights (uvm\_reg\_map map = null)

Returns the access rights of this memory.

Returns "RW", "RO" or "WO". The access rights of a memory is always "RW", unless it is a shared memory with access restriction in a particular address map.

If no address map is specified and the memory is mapped in only one address map, that address map is used. If the memory is mapped in more than one address map, the default address map of the parent block is used.

If an address map is specified and the memory is not mapped in the specified address map, an error message is issued and "RW" is returned.

#### get\_access

virtual function string get\_access(uvm\_reg\_map map = null)

Returns the access policy of the memory when written and read via an address map.

If the memory is mapped in more than one address map, an address *map* must be specified. If access restrictions are present when accessing a memory through the specified address map, the access mode returned takes the access restrictions into account. For example, a read-write memory accessed through a domain with read-only restrictions would return "RO".

#### get\_size

function longint unsigned get\_size()

Returns the number of unique memory locations in this memory.

#### get\_n\_bytes

function int unsigned get\_n\_bytes()

Return the width, in number of bytes, of each memory location

#### get\_n\_bits

function int unsigned get\_n\_bits()

Returns the width, in number of bits, of each memory location

#### get\_max\_size

static function int unsigned get\_max\_size()

Returns the maximum width, in number of bits, of all memories

#### get\_virtual\_registers

virtual function void get\_virtual\_registers(ref uvm\_vreg regs[\$])

Return the virtual registers in this memory

Fills the specified array with the abstraction class for all of the virtual registers implemented in this memory. The order in which the virtual registers are located in the array is not specified.

#### get\_virtual\_fields

```
virtual function void get_virtual_fields(ref uvm_vreg_field fields[$])
```

Return the virtual fields in the memory

Fills the specified dynamic array with the abstraction class for all of the virtual fields implemented in this memory. The order in which the virtual fields are located in the array is not specified.

#### get\_vreg\_by\_name

```
virtual function uvm_vreg get_vreg_by_name(string name)
```

Find the named virtual register

Finds a virtual register with the specified name implemented in this memory and returns its abstraction class instance. If no virtual register with the specified name is found, returns *null*.

#### get\_vfield\_by\_name

```
virtual function uvm_vreg_field get_vfield_by_name(string name)
```

Find the named virtual field

Finds a virtual field with the specified name implemented in this memory and returns its abstraction class instance. If no virtual field with the specified name is found, returns *null*.

#### get\_vreg\_by\_offset

Find the virtual register implemented at the specified offset

Finds the virtual register implemented in this memory at the specified *offset* in the specified address *map* and returns its abstraction class instance. If no virtual register at the offset is found, returns *null*.

#### get\_offset

Returns the base offset of a memory location

Returns the base offset of the specified location in this memory in an address map.

If no address map is specified and the memory is mapped in only one address map, that

address map is used. If the memory is mapped in more than one address map, the default address map of the parent block is used.

If an address map is specified and the memory is not mapped in the specified address map, an error message is issued.

#### get\_address

Returns the base external physical address of a memory location

Returns the base external physical address of the specified location in this memory if accessed through the specified address *map*.

If no address map is specified and the memory is mapped in only one address map, that address map is used. If the memory is mapped in more than one address map, the default address map of the parent block is used.

If an address map is specified and the memory is not mapped in the specified address map, an error message is issued.

#### get\_addresses

Identifies the external physical address(es) of a memory location

Computes all of the external physical addresses that must be accessed to completely read or write the specified location in this memory. The addressed are specified in little endian order. Returns the number of bytes transfered on each access.

If no address map is specified and the memory is mapped in only one address map, that address map is used. If the memory is mapped in more than one address map, the default address map of the parent block is used.

If an address map is specified and the memory is not mapped in the specified address map, an error message is issued.

# **HDL Access**

#### write

virtual	task	input input input input input input input	<pre>uvm_reg_addr_t uvm_reg_data_t uvm_path_e uvm_reg_map uvm_sequence_base int uvm_object string</pre>	value, path map parent prior extension fname		<pre>null, null, -1, null, "",</pre>		
				lineno		,	)	
	virtual	virtual task	input input input input input input input input	input uvm_reg_data_t input uvm_path_e input uvm_reg_map	input uvm_reg_addr_t offset, input uvm_reg_data_t value, input uvm_path_e path input uvm_reg_map map input uvm_sequence_base parent input int prior input uvm_object extension input string fname	<pre>input uvm_reg_addr_t offset, input uvm_reg_data_t value, input uvm_path_e path = input uvm_reg_map map = input uvm_sequence_base parent = input int prior = input uvm_object extension = input string fname =</pre>	<pre>input uvm_reg_addr_t offset, input uvm_reg_data_t value, input uvm_path_e path = UVM_DEFAULT_PATH, input uvm_reg_map map = null, input uvm_sequence_base parent = null, input int prior = -1, input int prior = -1, input uvm_object extension = null, input string fname = "",</pre>	<pre>input uvm_reg_addr_t offset, input uvm_reg_data_t value, input uvm_path_e path = UVM_DEFAULT_PATH, input uvm_reg_map map = null, input uvm_sequence_base parent = null, input int prior = -1, input uvm_object extension = null, input string fname = "",</pre>

Write the specified value in a memory location

Write *value* in the memory location that corresponds to this abstraction class instance at the specified *offset* using the specified access *path*. If the memory is mapped in more than one address map, an address *map* must be specified if a physical access is used (front-door access). If a back-door access path is used, the effect of writing the register through a physical access is mimicked. For example, a read-only memory will not be written.

#### read

virtual	task		uvm_status_e uvm req addr t	status, offset,				
		output	uvm_reg_data_t	value,				
		input	uvm_path_e	path	=	UVM_DEFAULT_PATH,		
			uvm_reg_map	map				
			uvm_sequence_base					
		input		prior				
			uvm_object	extension				
			string					
		input	int	lineno	=	0	)	

Read the current value from a memory location

Read and return *value* from the memory location that corresponds to this abstraction class instance at the specified *offset* using the specified access *path*. If the register is mapped in more than one address map, an address *map* must be specified if a physical access is used (front-door access).

#### burst\_write

input input input input input input	<pre>uvm_reg_addr_t uvm_reg_data_t uvm_path_e uvm_reg_map uvm_sequence_base int uvm_object string</pre>	map parent prior extension fname	= -1,
--	---	--	-------

Write the specified values in memory locations

Burst-write the specified *values* in the memory locations beginning at the specified *offset*. If the memory is mapped in more than one address map, an address *map* must be specified if not using the backdoor. If a back-door access path is used, the effect of writing the register through a physical access is mimicked. For example, a read-only memory will not be written.

#### burst\_read

output input input input	<pre>uvm_reg_addr_t uvm_reg_data_t uvm_path_e uvm_reg_map uvm_sequence_base</pre>	map parent	= null,
	uvm_object string	extension fname	= -1, = null, = "", = 0

Read values from memory locations

Burst-read into *values* the data the memory locations beginning at the specified *offset*. If the memory is mapped in more than one address map, an address *map* must be specified if not using the backdoor. If a back-door access path is used, the effect of writing the register through a physical access is mimicked. For example, a read-only memory will not be written.

#### poke

virtual task poke(output	uvm_status_e	status,	
input	uvm_reg_addr_t	offset,	
input	uvm_reg_data_t	value,	
input	string	kind	= "",
input	uvm_sequence_base	parent	= null,
input	uvm_object	extension	= null,
input	string	fname	= "",
input	int	lineno	= 0 )

Deposit the specified value in a memory location

Deposit the value in the DUT memory location corresponding to this abstraction class instance at the secified *offset*, as-is, using a back-door access.

Uses the HDL path for the design abstraction specified by kind.

#### peek

virtual task peek(output	uvm_status_e	status,			
input	uvm_reg_addr_t	offset,			
output	uvm_reg_data_t	value,			
input	string	kind	=	" " /	
input	uvm_sequence_base	parent	=	null,	
	uvm_object	extension	=	null,	
	string			" " /	
input	int	lineno	=	0)	

Read the current value from a memory location

Sample the value in the DUT memory location corresponding to this absraction class instance at the specified *offset* using a back-door access. The memory location value is sampled, not modified.

Uses the HDL path for the design abstraction specified by kind.

# FRONTDOOR

# set\_frontdoor

function void set_frontdoor(uvm_reg_frontdoor	ftdr,			
uvm_reg_map string int	map fname lineno	=	/	

Set a user-defined frontdoor for this memory

By default, memorys are mapped linearly into the address space of the address maps that instantiate them. If memorys are accessed using a different mechanism, a userdefined access mechanism must be defined and associated with the corresponding memory abstraction class

If the memory is mapped in multiple address maps, an address *map* must be specified.

#### get\_frontdoor

function uvm\_reg\_frontdoor get\_frontdoor(uvm\_reg\_map map = null)

Returns the user-defined frontdoor for this memory

If null, no user-defined frontdoor has been defined. A user-defined frontdoor is defined by using the uvm\_mem::set\_frontdoor() method.

If the memory is mapped in multiple address maps, an address *map* must be specified.

### BACKDOOR

#### set\_backdoor

function void set_backdoor (uvm_reg_backdoor bkdr,			
string fname	=	" "	
int lineno	=	0)	

Set a user-defined backdoor for this memory

By default, memories are accessed via the built-in string-based DPI routines if an HDL path has been specified using the uvm\_mem::configure() or uvm\_mem::add\_hdl\_path() method. If this default mechanism is not suitable (e.g. because the memory is not implemented in pure SystemVerilog) a user-defined access mechanism must be defined and associated with the corresponding memory abstraction class

#### get\_backdoor

function uvm\_reg\_backdoor get\_backdoor(bit inherited = 1)

Returns the user-defined backdoor for this memory

If null, no user-defined backdoor has been defined. A user-defined backdoor is defined by using the uvm\_reg::set\_backdoor() method.

If *inherit* is TRUE, returns the backdoor of the parent block if none have been specified for this memory.

#### clear\_hdl\_path

function void clear\_hdl\_path (string kind = "RTL")

Delete HDL paths

Remove any previously specified HDL path to the memory instance for the specified design abstraction.

### add\_hdl\_path

Add an HDL path

Add the specified HDL path to the memory instance for the specified design abstraction. This method may be called more than once for the same design abstraction if the memory is physically duplicated in the design abstraction

#### add\_hdl\_path\_slice

Add the specified HDL slice to the HDL path for the specified design abstraction. If *first* is TRUE, starts the specification of a duplicate HDL implementation of the memory.

#### has\_hdl\_path

```
function bit has_hdl_path (string kind = "")
```

Check if a HDL path is specified

Returns TRUE if the memory instance has a HDL path defined for the specified design abstraction. If no design abstraction is specified, uses the default design abstraction specified for the parent block.

#### get\_hdl\_path

Get the incremental HDL path(s)

Returns the HDL path(s) defined for the specified design abstraction in the memory instance. Returns only the component of the HDL paths that corresponds to the memory, not a full hierarchical path

If no design asbtraction is specified, the default design abstraction for the parent block is used.

#### get\_full\_hdl\_path

function void get_full_hd	dl_path ( ref	uvm_hdl_path_concat	paths[\$],		
	input	string	kind	=	" "
	input	string	separator	=	".")

Get the full hierarchical HDL path(s)

Returns the full hierarchical HDL path(s) defined for the specified design abstraction in the memory instance. There may be more than one path returned even if only one path

was defined for the memory instance, if any of the parent components have more than one path defined for the same design abstraction

If no design asbtraction is specified, the default design abstraction for each ancestor block is used to get each incremental path.

#### get\_hdl\_path\_kinds

function void get\_hdl\_path\_kinds (ref string kinds[\$])

Get design abstractions for which HDL paths have been defined

#### backdoor\_read

virtual protected task backdoor\_read(uvm\_reg\_item rw)

User-define backdoor read access

Override the default string-based DPI backdoor access read for this memory type. By default calls uvm\_mem::backdoor\_read\_func().

#### backdoor\_write

virtual task backdoor\_write(uvm\_reg\_item rw)

User-defined backdoor read access

Override the default string-based DPI backdoor access write for this memory type.

#### backdoor\_read\_func

virtual function uvm\_status\_e backdoor\_read\_func(uvm\_reg\_item rw)

User-defined backdoor read access

Override the default string-based DPI backdoor access read for this memory type.

# CALLBACKS

#### pre\_write

virtual task pre\_write(uvm\_reg\_item rw)

Called before memory write.

If the *offset*, *value*, access *path*, or address *map* are modified, the updated offset, data value, access path or address map will be used to perform the memory operation. If the *status* is modified to anything other than UVM\_IS\_OK, the operation is aborted.

The registered callback methods are invoked after the invocation of this method.

#### post\_write

virtual task post\_write(uvm\_reg\_item rw)

Called after memory write.

If the *status* is modified, the updated status will be returned by the memory operation.

The registered callback methods are invoked before the invocation of this method.

#### pre\_read

virtual task pre\_read(uvm\_reg\_item rw)

Called before memory read.

If the *offset*, access *path* or address *map* are modified, the updated offset, access path or address map will be used to perform the memory operation. If the *status* is modified to anything other than UVM\_IS\_OK, the operation is aborted.

The registered callback methods are invoked after the invocation of this method.

#### post\_read

virtual task post read(uvm reg\_item rw)

Called after memory read.

If the readback data or *status* is modified, the updated readback //data or status will be returned by the memory operation.

The registered callback methods are invoked before the invocation of this method.



#### build\_coverage

protected function uvm\_reg\_cvr\_t build\_coverage(uvm\_reg\_cvr\_t models)

Check if all of the specified coverage model must be built.

Check which of the specified coverage model must be built in this instance of the memory abstraction class, as specified by calls to uvm\_reg::include\_coverage().

Models are specified by adding the symbolic value of individual coverage model as defined in uvm\_coverage\_model\_e. Returns the sum of all coverage models to be built in the memory model.

#### add\_coverage

virtual protected function void add\_coverage(uvm\_reg\_cvr\_t models)

Specify that additional coverage models are available.

Add the specified coverage model to the coverage models available in this class. Models are specified by adding the symbolic value of individual coverage model as defined in uvm\_coverage\_model\_e.

This method shall be called only in the constructor of subsequently derived classes.

#### has\_coverage

virtual function bit has\_coverage(uvm\_reg\_cvr\_t models)

Check if memory has coverage model(s)

Returns TRUE if the memory abstraction class contains a coverage model for all of the models specified. Models are specified by adding the symbolic value of individual coverage model as defined in uvm\_coverage\_model\_e.

#### set\_coverage

virtual function uvm\_reg\_cvr\_t set\_coverage(uvm\_reg\_cvr\_t is\_on)

Turns on coverage measurement.

Turns the collection of functional coverage measurements on or off for this memory. The functional coverage measurement is turned on for every coverage model specified using uvm\_coverage\_model\_e symbolic identifiers. Multiple functional coverage models can be specified by adding the functional coverage model identifiers. All other functional coverage models are turned off. Returns the sum of all functional coverage models whose measurements were previously on.

This method can only control the measurement of functional coverage models that are present in the memory abstraction classes, then enabled during construction. See the uvm\_mem::has\_coverage() method to identify the available functional coverage models.

#### get\_coverage

```
virtual function bit get_coverage(uvm_reg_cvr_t is_on)
```

Check if coverage measurement is on.

Returns TRUE if measurement for all of the specified functional coverage models are currently on. Multiple functional coverage models can be specified by adding the functional coverage model identifiers.

See uvm\_mem::set\_coverage() for more details.

#### sample

Functional coverage measurement method

This method is invoked by the memory abstraction class whenever an address within one of its address map is succesfully read or written. The specified offset is the offset within

the memory, not an absolute address.

Empty by default, this method may be extended by the abstraction class generator to perform the required sampling in any provided functional coverage model.

Indirect data access abstraction class

Models the behavior of a register used to indirectly access a register array, indexed by a second *address* register.

This class should not be instantiated directly. A type-specific class extension should be used to provide a factory-enabled constructor and specify the  $n_bits$  and coverage models.

#### Summary

uvm_reg_indirect_data
Indirect data access abstraction class
CLASS HIERARCHY
uvm_void
uvm_object
uvm_reg
uvm_reg_indirect_data
CLASS DECLARATION
class uvm_reg_indirect_data extends uvm_reg
Methods
new Create an instance of this class
configure Configure the indirect data register.

# METHODS

#### new

function	string unsigned		=	"uvm_reg_indirect",
	int	has_cover		)

Create an instance of this class

Should not be called directly, other than via super.new(). The value of  $n_{bits}$  must match the number of bits in the indirect register array.

### configure

Configure the indirect data register.

The *idx* register specifies the index, in the *reg\_a* register array, of the register to access. The *idx* must be written to first. A read or write operation to this register will subsequently read or write the indexed register in the register array.

The number of bits in each register in the register array must be equal to  $n_{bits}$  of this register.

See uvm\_reg::configure() for the remaining arguments.

# uvm\_reg\_fifo

This special register models a DUT FIFO accessed via write/read, where writes push to the FIFO and reads pop from it.

Backdoor access is not enabled, as it is not yet possible to force complete FIFO state, i.e. the write and read indexes used to access the FIFO data.

ımmary	
uvm_reg_fi	fo
	ter models a DUT FIFO accessed via write/read, where writes and reads pop from it.
CLASS HIERARCHY	
uvm_void	
uvm_objec	st
uvm_reg	
uvm_reg	fifo
uviii_ieg_	
CLASS DECLARATIO	N
class uvm	n_reg_fifo extends uvm_reg
fifo	The abstract representation of the FIFO.
INITIALIZATION	
new	Creates an instance of a FIFO register having <i>size</i> elements of $n_{bits}$ each.
set_compare	Sets the compare policy during a mirror (read) of the DUT FIFO.
INTROSPECTION	
size	The number of entries currently in the FIFO.
capacity	The maximum number of entries, or depth, of the FIFO.
Access	
write	Pushes the given value to the DUT FIFO.
read	Reads the next value out of the DUT FIFO.
set	Pushes the given value to the abstract FIFO.
update	Pushes (writes) all values preloaded using <set(()> to the DUT&gt;.</set(()>
mirror	Reads the next value out of the DUT FIFO.
get	Returns the next value from the abstract FIFO, but does not pop it.
do_predict	Updates the abstract (mirror) FIFO based on write() and read() operations.
Special Overrides	
	Special pre-processing for a write() or update().
pre_write	Special pre processing for a write() of apaate().

## fifo

rand uvm\_reg\_data\_t fifo[\$]

The abstract representation of the FIFO. Constrained to be no larger than the size

parameter. It is public to enable subtypes to add constraints on it and randomize.

## **I**NITIALIZATION

#### new

Creates an instance of a FIFO register having *size* elements of  $n_{bits}$  each.

#### set\_compare

```
function void set_compare(uvm_check_e check = UVM_CHECK)
```

Sets the compare policy during a mirror (read) of the DUT FIFO. The DUT read value is checked against its mirror only when both the *check* argument in the mirror() call and the compare policy for the field is UVM\_CHECK.

## **I**NTROSPECTION

#### size

function int unsigned size()

The number of entries currently in the FIFO.

#### capacity

function int unsigned capacity()

The maximum number of entries, or depth, of the FIFO.

# Access

## write

Pushes the given value to the DUT FIFO. If auto-predition is enabled, the written value is also pushed to the abstract FIFO before the call returns. If auto-prediction is not enabled (see <uvm\_map::set\_auto\_predict>), the value is pushed to abstract FIFO only when the write operation is observed on the target bus. This mode requires using the <uvm\_reg\_predictor #(BUSTYPE)> class. If the write is via an update() operation, the abstract FIFO already contains the written value and is thus not affected by either prediction mode.

#### read

Reads the next value out of the DUT FIFO. If auto-prediction is enabled, the frontmost value in abstract FIFO is popped.

#### set

virtual functio	n void	set(uvm_reg_data_t	value,	
		string	fname	= "",
		int	lineno	= 0 )

Pushes the given value to the abstract FIFO. You may call this method several times before an update() as a means of preloading the DUT FIFO. Calls to *set()* to a full FIFO are ignored. You must call update() to update the DUT FIFO with your set values.

#### update

virtual task update(output		status,	
input	uvm_path_e	path	= UVM_DEFAULT_PATH,
input	uvm_reg_map	map	= null,
input	uvm_sequence_base	parent	= null,
input	int	prior	= -1,
input	uvm_object	extension	= null,
input	string	fname	= "",
input	int	lineno	= 0 )

Pushes (writes) all values preloaded using <set(()> to the DUT>. You must *update* after *set* before any blocking statements, else other reads/writes to the DUT FIFO may cause the mirror to become out of sync with the DUT.

#### mirror

Reads the next value out of the DUT FIFO. If auto-prediction is enabled, the frontmost value in abstract FIFO is popped. If the *check* argument is set and comparison is enabled with set\_compare().

#### get

Returns the next value from the abstract FIFO, but does not pop it. Used to get the expected value in a mirror() operation.

# do\_predict

Updates the abstract (mirror) FIFO based on write() and read() operations. When autoprediction is on, this method is called before each read, write, peek, or poke operation returns. When auto-prediction is off, this method is called by a <u>uvm\_reg\_predictor</u> upon receipt and conversion of an observed bus operation to this register.

If a write prediction, the observed write value is pushed to the abstract FIFO as long as it is not full and the operation did not originate from an update(). If a read prediction, the observed read value is compared with the frontmost value in the abstract FIFO if set\_compare() enabled comparison and the FIFO is not empty.

# **SPECIAL OVERRIDES**

## pre\_write

```
virtual task pre_write(uvm_reg_item rw)
```

Special pre-processing for a write() or update(). Called as a result of a write() or update(). It is an error to attempt a write to a full FIFO or a write while an update is still pending. An update is pending after one or more calls to set(). If in your application the DUT allows writes to a full FIFO, you must override *pre\_write* as appropriate.

#### pre\_read

```
virtual task pre_read(uvm_reg_item rw)
```

Special post-processing for a write() or update(). Aborts the operation if the internal FIFO is empty. If in your application the DUT does not behave this way, you must override *pre\_write* as appropriate.

## uvm\_vreg

A virtual register is a collection of fields, overlaid on top of a memory, usually in an array. The semantics and layout of virtual registers comes from an agreement between the software and the hardware, not any physical structures in the DUT.

## Contents

uvm_vreg	A virtual register is a collection of fields, overlaid on top of a memory, usually in an array.
uvm_vreg	Virtual register abstraction base class
uvm_vreg_cbs	Pre/post read/write callback facade class

# uvm\_vreg

Virtual register abstraction base class

A virtual register represents a set of fields that are logically implemented in consecutive memory locations.

All virtual register accesses eventually turn into memory accesses.

A virtual register array may be implemented on top of any memory abstraction class and possibly dynamically resized and/or relocated.

#### Summary uvm\_vreg Virtual register abstraction base class **CLASS HIERARCHY** uvm void uvm\_object uvm\_vreg **CLASS DECLARATION** class uvm\_vreg extends uvm\_object **I**NITIALIZATION Create a new instance and type-specific new configuration configure Instance-specific configuration implement Dynamically implement, resize or relocate a virtual register array allocate Randomly implement, resize or relocate a virtual register array Get the region where the virtual register array is get\_region implemented Dynamically un-implement a virtual register array release region **INTROSPECTION** Get the simple name get name

get_full_name	Get the hierarchical name
get_parent	Get the parent block
get_memory	Get the memory where the virtual regoster array is implemented
get_n_maps	Returns the number of address maps this virtual register array is mapped in
is_in_map	Return TRUE if this virtual register array is in the specified address map
get_maps	Returns all of the address <i>maps</i> where this virtual register array is mapped
get_rights	Returns the access rights of this virtual reigster array
get_access	Returns the access policy of the virtual register array when written and read via an address map.
get_size	Returns the size of the virtual register array.
get_n_bytes	Returns the width, in bytes, of a virtual register.
get_n_memlocs	Returns the number of memory locations used by a single virtual register.
get_incr	Returns the number of memory locations between two individual virtual registers in the same array.
get_fields	Return the virtual fields in this virtual register
get_field_by_name	Return the named virtual field in this virtual registe
get_offset_in_memory	Returns the offset of a virtual register
get_address	Returns the base external physical address of a virtual register
HDL Access	
write	Write the specified value in a virtual register
read	Read the current value from a virtual register
poke	Deposit the specified value in a virtual register
peek	Sample the current value in a virtual register
reset	Reset the access semaphore
CALLBACKS	·
pre_write	Called before virtual register write.
post_write	Called after virtual register write.
pre read	Called before virtual register read.
post read	Called after virtual register read.

# **I**NITIALIZATION

#### new

function		string	
	int	unsigned	n_bits)

Create a new instance and type-specific configuration

Creates an instance of a virtual register abstraction class with the specified name.

 $n\_bits$  specifies the total number of bits in a virtual register. Not all bits need to be mapped to a virtual field. This value is usually a multiple of 8.

## configure

function void configure( uvm_reg_block pauvm_mem mage)		null,	
	ize =	0, 0.	
	ncr =	0 /	,

Instance-specific configuration

Specify the *parent* block of this virtual register array. If one of the other parameters are specified, the virtual register is assumed to be dynamic and can be later (re-)implemented using the uvm\_vreg::implement() method.

If *mem* is specified, then the virtual register array is assumed to be statically implemented in the memory corresponding to the specified memory abstraction class and *size*, *offset* and *incr* must also be specified. Static virtual register arrays cannot be re-implemented.

## implement

virtual	function	bit	<pre>implement(longint</pre>	unsigned	n,		
				uvm_mem uvm reg addr t		null,	
			int	unsigned		0	)

Dynamically implement, resize or relocate a virtual register array

Implement an array of virtual registers of the specified *size*, in the specified memory and *offset*. If an offset increment is specified, each virtual register is implemented at the specified offset increment from the previous one. If an offset increment of 0 is specified, virtual registers are packed as closely as possible in the memory.

If no memory is specified, the virtual register array is in the same memory, at the same base offset using the same offset increment as originally implemented. Only the number of virtual registers in the virtual register array is modified.

The initial value of the newly-implemented or relocated set of virtual registers is whatever values are currently stored in the memory now implementing them.

Returns TRUE if the memory can implement the number of virtual registers at the specified base offset and offset increment. Returns FALSE otherwise.

The memory region used to implement a virtual register array is reserved in the memory allocation manager associated with the memory to prevent it from being allocated for another purpose.

## allocate

Randomly implement, resize or relocate a virtual register array

Implement a virtual register array of the specified size in a randomly allocated region of the appropriate size in the address space managed by the specified memory allocation manager.

The initial value of the newly-implemented or relocated set of virtual registers is whatever values are currently stored in the memory region now implementing them.

Returns a reference to a <u>uvm\_mem\_region</u> memory region descriptor if the memory allocation manager was able to allocate a region that can implement the virtual register array. Returns *null* otherwise.

A region implementing a virtual register array must not be released using the uvm\_mem\_mam::release\_region() method. It must be released using the uvm\_vreg::release\_region() method.

## get\_region

virtual function uvm\_mem\_region get\_region()

Get the region where the virtual register array is implemented

Returns a reference to the <u>uvm\_mem\_region</u> memory region descriptor that implements the virtual register array.

Returns *null* if the virtual registers array is not currently implemented. A region implementing a virtual register array must not be released using the uvm\_mem\_mam::release\_region() method. It must be released using the uvm\_vreg::release\_region() method.

#### release\_region

```
virtual function void release_region()
```

Dynamically un-implement a virtual register array

Release the memory region used to implement a virtual register array and return it to the pool of available memory that can be allocated by the memory's default allocation manager. The virtual register array is subsequently considered as unimplemented and can no longer be accessed.

Statically-implemented virtual registers cannot be released.

## **INTROSPECTION**

#### get\_name

Get the simple name

Return the simple object name of this register.

#### get\_full\_name

virtual function string get\_full\_name()

Get the hierarchical name

Return the hierarchal name of this register. The base of the hierarchical name is the root block.

#### get\_parent

virtual function uvm\_reg\_block get\_parent()

Get the parent block

#### get\_memory

virtual function uvm\_mem get\_memory()

Get the memory where the virtual regoster array is implemented

#### get\_n\_maps

	c					( )
virtual	function	int	get	n	maps	()

Returns the number of address maps this virtual register array is mapped in

## is\_in\_map

function bit is\_in\_map (uvm\_reg\_map map)

Return TRUE if this virtual register array is in the specified address map

#### get\_maps

virtual function void get\_maps (ref uvm\_reg\_map maps[\$])

Returns all of the address maps where this virtual register array is mapped

#### get\_rights

virtual function string get\_rights(uvm\_reg\_map map = null)

Returns the access rights of this virtual reigster array

Returns "RW", "RO" or "WO". The access rights of a virtual register array is always "RW", unless it is implemented in a shared memory with access restriction in a particular address map.

If no address map is specified and the memory is mapped in only one address map, that address map is used. If the memory is mapped in more than one address map, the default address map of the parent block is used.

If an address map is specified and the memory is not mapped in the specified address map, an error message is issued and "RW" is returned.

#### get\_access

virtual function string get\_access(uvm\_reg\_map map = null)

Returns the access policy of the virtual register array when written and read via an address map.

If the memory implementing the virtual register array is mapped in more than one address map, an address *map* must be specified. If access restrictions are present when accessing a memory through the specified address map, the access mode returned takes the access restrictions into account. For example, a read-write memory accessed through an address map with read-only restrictions would return "RO".

#### get\_size

virtual function int unsigned get\_size()

Returns the size of the virtual register array.

#### get\_n\_bytes

virtual function int unsigned get\_n\_bytes()

Returns the width, in bytes, of a virtual register.

The width of a virtual register is always a multiple of the width of the memory locations used to implement it. For example, a virtual register containing two 1-byte fields implemented in a memory with 4-bytes memory locations is 4-byte wide.

#### get\_n\_memlocs

virtual function int unsigned get\_n\_memlocs()

Returns the number of memory locations used by a single virtual register.

### get\_incr

virtual function int unsigned get\_incr()

Returns the number of memory locations between two individual virtual registers in the same array.

#### get\_fields

virtual function void get\_fields(ref uvm\_vreg\_field fields[\$])

Return the virtual fields in this virtual register

Fills the specified array with the abstraction class for all of the virtual fields contained in this virtual register. Fields are ordered from least-significant position to most-significant position within the register.

## get\_field\_by\_name

virtual function uvm\_vreg\_field get\_field\_by\_name(string name)

Return the named virtual field in this virtual register

Finds a virtual field with the specified name in this virtual register and returns its abstraction class. If no fields are found, returns null.

## get\_offset\_in\_memory

Returns the offset of a virtual register

Returns the base offset of the specified virtual register, in the overall address space of the memory that implements the virtual register array.

## get\_address

Returns the base external physical address of a virtual register

Returns the base external physical address of the specified virtual reigster if accessed through the specified address *map*.

If no address map is specified and the memory implementing the virtual register array is mapped in only one address map, that address map is used. If the memory is mapped in more than one address map, the default address map of the parent block is used.

If an address map is specified and the memory is not mapped in the specified address map, an error message is issued.

# **HDL Access**

#### write

virtual task write(input l		unsigned uvm status e	idx, status,	
		uvm_reg_data_t	value,	
	input	uvm_path_e	path	= UVM_DEFAULT_PA
		uvm_reg_map	map	
	input	uvm_sequence_base		
		uvm_object	extension	= null,
		string		= "",
	input	int	lineno	= 0

Write the specified value in a virtual register

Write *value* in the DUT memory location(s) that implements the virtual register array that corresponds to this abstraction class instance using the specified access *path*.

If the memory implementing the virtual register array is mapped in more than one address map, an address *map* must be specified if a physical access is used (front-door access).

The operation is eventually mapped into set of memory-write operations at the location where the virtual register specified by idx in the virtual register array is implemented.

## read

virtual task read(input	longint	unsigned	idx,	
	output	uvm_status_e	status,	
	output	uvm_reg_data_t	value,	
	input	uvm_path_e	path	= UVM_DEFAULT_PA1

input	uvm_reg_map uvm_sequence_base	parent	
	string	extension fname lineno	2

Read the current value from a virtual register

Read from the DUT memory location(s) that implements the virtual register array that corresponds to this abstraction class instance using the specified access *path* and return the readback *value*.

If the memory implementing the virtual register array is mapped in more than one address map, an address *map* must be specified if a physical access is used (front-door access).

The operation is eventually mapped into set of memory-read operations at the location where the virtual register specified by *idx* in the virtual register array is implemented.

## poke

input int lineno = 0 )
------------------------

Deposit the specified value in a virtual register

Deposit *value* in the DUT memory location(s) that implements the virtual register array that corresponds to this abstraction class instance using the memory backdoor access.

The operation is eventually mapped into set of memory-poke operations at the location where the virtual register specified by idx in the virtual register array is implemented.

#### peek

virtual task peek(input	output output input	uvm_status_e uvm_reg_data_t uvm_sequence_base			
		uvm_object string	extension fname	= null, = "",	
	input	int	lineno	= 0 )	

Sample the current value in a virtual register

Sample the DUT memory location(s) that implements the virtual register array that corresponds to this abstraction class instance using the memory backdoor access, and return the sampled *value*.

The operation is eventually mapped into set of memory-peek operations at the location where the virtual register specified by idx in the virtual register array is implemented.

#### reset

```
function void reset(string kind = "HARD")
```

Reset the access semaphore

Reset the semaphore that prevents concurrent access to the virtual register. This semaphore must be explicitly reset if a thread accessing this virtual register array was killed in before the access was completed

# CALLBACKS

#### pre\_write

virtual	task	<pre>pre_write(longint</pre>	unsigned	idx,
		ref	uvm_reg_data_t	wdat,
		ref	uvm_path_e	path,
		ref	uvm_reg_map	map )

Called before virtual register write.

If the specified data value, access *path* or address *map* are modified, the updated data value, access path or address map will be used to perform the virtual register operation.

The registered callback methods are invoked after the invocation of this method. All register callbacks are executed after the corresponding field callbacks. The pre-write virtual register and field callbacks are executed before the corresponding pre-write memory callbacks.

#### post\_write

virtual	task	<pre>post_write(longint</pre>	uvm_reg_data_t uvm_path_e uvm_reg_map	path, map,
		ref		status)

Called after virtual register write.

If the specified *status* is modified, the updated status will be returned by the virtual register operation.

The registered callback methods are invoked before the invocation of this method. All register callbacks are executed before the corresponding field callbacks The post-write virtual register and field callbacks are executed after the corresponding post-write memory callbacks

## pre\_read

Called before virtual register read.

If the specified access *path* or address *map* are modified, the updated access path or address map will be used to perform the register operation.

The registered callback methods are invoked after the invocation of this method. All register callbacks are executed after the corresponding field callbacks The pre-read virtual register and field callbacks are executed before the corresponding pre-read

### post\_read

Called after virtual register read.

If the specified readback data or *status* is modified, the updated readback data or status will be returned by the register operation.

The registered callback methods are invoked before the invocation of this method. All register callbacks are executed before the corresponding field callbacks The post-read virtual register and field callbacks are executed after the corresponding post-read memory callbacks

# uvm\_vreg\_cbs

Pre/post read/write callback facade class

## Summary

/post read/write callba	ack facade class
LASS HIERARCHY	
uvm_void	]
uvm_object	-
uvm_callback	1
uvm_vreg_cbs	7
	J
CLASS DECLARATION	_cbs extends uvm_callback
class Declaration	_cbs extends uvm_callback
class Declaration	Callback called before a write operation.
CLASS DECLARATION class uvm_vreg_ fethods pre_write post_write	Callback called before a write operation. Called after register write.
CLASS DECLARATION class uvm_vreg_ ferhods pre_write post_write pre_read	Callback called before a write operation. Called after register write. Called before register read.
CLASS DECLARATION class uvm_vreg_ fethods pre_write post_write	Callback called before a write operation. Called after register write.
CLASS DECLARATION Class uvm_vreg_ AETHODS pre_write pre_read post_read post_read	Callback called before a write operation. Called after register write. Called before register read.
CLASS DECLARATION class uvm_vreg_ METHODS pre_write post_write pre_read	Callback called before a write operation. Called after register write. Called before register read.

# **M**ETHODS

pre\_write

	uvm_vreg	rg,
	unsigned	idx,
ref	uvm_reg_data_t	wdat,
ref	uvm_path_e	path,
ref	uvm_reg_map	map )

Callback called before a write operation.

The registered callback methods are invoked after the invocation of the uvm\_vreg::pre\_write() method. All virtual register callbacks are executed after the corresponding virtual field callbacks The pre-write virtual register and field callbacks are executed before the corresponding pre-write memory callbacks

The written value *wdat*, access *path* and address *map*, if modified, modifies the actual value, access path or address map used in the virtual register operation.

#### post\_write

<pre>virtual task post_write(</pre>	uvm_vreg unsigned uvm_reg_data_t uvm_path_e	path,
ref	uvm_reg_map	map, status)

Called after register write.

The registered callback methods are invoked before the invocation of the uvm\_reg::post\_write() method. All register callbacks are executed before the corresponding virtual field callbacks The post-write virtual register and field callbacks are executed after the corresponding post-write memory callbacks

The *status* of the operation, if modified, modifies the actual returned status.

#### pre\_read

Called before register read.

The registered callback methods are invoked after the invocation of the uvm\_reg::pre\_read() method. All register callbacks are executed after the corresponding virtual field callbacks The pre-read virtual register and field callbacks are executed before the corresponding pre-read memory callbacks

The access *path* and address *map*, if modified, modifies the actual access path or address map used in the register operation.

#### post\_read

longint unsigned idx,
ref uvm_reg_data_t rdat,
input uvm_path_e path,
input uvm_reg_map map,
ref uvm_status_e status)

Called after register read.

The registered callback methods are invoked before the invocation of the uvm\_reg::post\_read() method. All register callbacks are executed before the corresponding virtual field callbacks The post-read virtual register and field callbacks are executed after the corresponding post-read memory callbacks

The readback value *rdat* and the *status* of the operation, if modified, modifies the actual returned readback value and status.

## **Types**

### uvm\_vreg\_cb

Convenience callback type declaration

Use this declaration to register virtual register callbacks rather than the more verbose parameterized class

#### uvm\_vreg\_cb\_iter

Convenience callback iterator type declaration

Use this declaration to iterate over registered virtual register callbacks rather than the more verbose parameterized class

# **Virtual Register Field Classes**

This section defines the virtual field and callback classes.

A virtual field is set of contiguous bits in one or more memory locations. The semantics and layout of virtual fields comes from an agreement between the software and the hardware, not any physical structures in the DUT.

## Contents

Virtual Register Field Classes	This section defines the virtual field and callback classes.
uvm_vreg_field	Virtual field abstraction class
uvm_vreg_field_cbs	Pre/post read/write callback facade class

# uvm\_vreg\_field

#### Virtual field abstraction class

A virtual field represents a set of adjacent bits that are logically implemented in consecutive memory locations.

## Summary

intual field abstraction class         CLASS HIERARCHY         uvm_void         uvm_object         uvm_vreg_field         CLASS DECLARATION         class uvm_vreg_field extends uvm_object         INITIALIZATION         new       Create a new virtual field instance         configure       Instance-specific configuration         INTROSPECTION         get_name       Get the simple name         get_parent       Get the parent virtual register         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_access       Returns the access policy of the virtual field register when written and read via an address map.         HDL Access       HDL Access		
uvm_object         uvm_vreg_field         CLass DecLARATION         class uvm_vreg_field extends uvm_object         INITIALIZATION         new       Create a new virtual field instance         configure       Instance-specific configuration         INTROSPECTION         get_name       Get the simple name         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_n_bits       Returns the width, in bits, of the virtual field.         get_access       Returns the access policy of the virtual field register when written and read via an address map.         HDL Access       HDL Access	ıvm_vreg_field	
CLASS HIERARCHY         uvm_void         uvm_object         uvm_vreg_field         CLASS DECLARATION         class uvm_vreg_field extends uvm_object         INITIALIZATION         new       Create a new virtual field instance         configure       Instance-specific configuration         INTROSPECTION         get_name       Get the simple name         get_parent       Get the parent virtual register         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_n_bits       Returns the width, in bits, of the virtual field register when written and read via an address map.         HDL Access	irtual field abstraction class	
uvm_void         uvm_object         uvm_vreg_field         CLass DecLARATION         class uvm_vreg_field extends uvm_object         INITIALIZATION         new       Create a new virtual field instance         configure       Instance-specific configuration         INTROSPECTION         get_name       Get the simple name         get_parent       Get the parent virtual register         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_access       Returns the access policy of the virtual field register when written and read via an address map.         HDL Access       HDL Access		
uvm_object         uvm_vreg_field         CLASS DECLARATION         class uvm_vreg_field extends uvm_object         INITIALIZATION         new       Create a new virtual field instance         configure       Instance-specific configuration         INTROSPECTION         get_name       Get the simple name         get_full_name       Get the parent virtual register         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_access       Returns the width, in bits, of the virtual field.         get_access       Returns the access policy of the virtual field register when written and read via an address map.         HDL Access       HDL Access	CLASS HIERARCHY	
uvm_vreg_field         CLass DecLARATION         class uvm_vreg_field extends uvm_object         INITIALIZATION         new       Create a new virtual field instance         configure       Instance-specific configuration         INTROSPECTION         get_name       Get the simple name         get_full_name       Get the parent virtual register         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_access       Returns the access policy of the virtual field register when written and read via an address map.         HDL Access       Last and the state of the s	uvm_void	
CLASS DECLARATION Class uvm_vreg_field extends uvm_object INITIALIZATION new Create a new virtual field instance configure Instance-specific configuration INTROSPECTION get_name Get the simple name get_full_name Get the hierarchical name get_parent Get the parent virtual register Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it. get_n_bits Returns the width, in bits, of the virtual field register when written and read via an address map. HDL Access	uvm_object	
CLASS DECLARATION         class uvm_vreg_field extends uvm_object         INITIALIZATION         new       Create a new virtual field instance         configure       Instance-specific configuration         INTROSPECTION         get_name       Get the simple name         get_full_name       Get the parent virtual register         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_access       Returns the access policy of the virtual field register when written and read via an address map.         HDL Access       HDL Access	uym yreg field	
class uvm_vreg_field extends uvm_object         INITIALIZATION         new       Create a new virtual field instance         configure       Instance-specific configuration         INTROSPECTION         get_name       Get the simple name         get_full_name       Get the parent virtual register         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_n_bits       Returns the width, in bits, of the virtual field register when written and read via an address map.         HDL Access       HDL Access	uviii_vieg_iielu	
class uvm_vreg_field extends uvm_object         INITIALIZATION         new       Create a new virtual field instance         configure       Instance-specific configuration         INTROSPECTION         get_name       Get the simple name         get_full_name       Get the hierarchical name         get_parent       Get the parent virtual register         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_n_bits       Returns the width, in bits, of the virtual field register when written and read via an address map.         HDL Access       HDL Access	CLASS DECLADATION	
INITIALIZATION         new       Create a new virtual field instance         configure       Instance-specific configuration         INTROSPECTION       get_name         get_full_name       Get the simple name         get_parent       Get the parent virtual register         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_access       Returns the width, in bits, of the virtual field register when written and read via an address map.         HDL Access       Example of the state of the sta		ld outoude une object
newCreate a new virtual field instanceconfigureInstance-specific configurationINTROSPECTIONget_nameGet the simple nameget_full_nameGet the hierarchical nameget_parentGet the parent virtual registerget_lsb_pos_in_registerReturn the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.get_n_bitsReturns the width, in bits, of the virtual field register when written and read via an address map.HDL Access	Class uvm_vreg_ile	la extends uvm_object
configureInstance-specific configurationINTROSPECTIONGet the simple nameget_nameGet the simple nameget_full_nameGet the hierarchical nameget_parentGet the parent virtual registerget_lsb_pos_in_registerReturn the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.get_n_bitsReturns the width, in bits, of the virtual field. get_accessHDL AccessHDL Access	INITIALIZATION	
INTROSPECTION         get_name       Get the simple name         get_full_name       Get the hierarchical name         get_parent       Get the parent virtual register         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_n_bits       Returns the width, in bits, of the virtual field.         get_access       Returns the access policy of the virtual field register when written and read via an address map.         HDL Access       HDL Access	new	Create a new virtual field instance
get_name       Get the simple name         get_full_name       Get the hierarchical name         get_parent       Get the parent virtual register         get_lsb_pos_in_register       Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_n_bits       Returns the width, in bits, of the virtual field.         get_access       Returns the access policy of the virtual field register when written and read via an address map.	configure	Instance-specific configuration
get_full_nameGet the hierarchical nameget_parentGet the parent virtual registerget_lsb_pos_in_registerReturn the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.get_n_bitsReturns the width, in bits, of the virtual field. get_accessget_accessReturns the access policy of the virtual field register when written and read via an address map.HDL Access	INTROSPECTION	
get_full_nameGet the hierarchical nameget_parentGet the parent virtual registerget_lsb_pos_in_registerReturn the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.get_n_bitsReturns the width, in bits, of the virtual field. get_accessget_accessReturns the access policy of the virtual field register when written and read via an address map.HDL Access	get name	Get the simple name
get_isb_pos_in_registerReturn the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it.get_n_bitsReturns the width, in bits, of the virtual field.get_accessReturns the access policy of the virtual field register when written and read via an address map.HDL Access		
the index of the least significant bit of the virtual field in the virtual register that instantiates it.         get_n_bits       Returns the width, in bits, of the virtual field.         get_access       Returns the access policy of the virtual field register when written and read via an address map.         HDL Access       HDL Access		
get_access       Returns the access policy of the virtual field register when written and read via an address map.         HDL Access	get_lsb_pos_in_register	the index of the least significant bit of the virtual
register when written and read via an address map. HDL Access	get_n_bits	
	get_access	register when written and read via an address
write Write the specified value in a virtual field	HDL ACCESS	
	write	Write the specified value in a virtual field

read	Read the current value from a virtual field
poke	Deposit the specified value in a virtual field
peek	Sample the current value from a virtual field
CALLBACKS	
pre_write	Called before virtual field write.
post_write	Called after virtual field write
pre_read	Called before virtual field read.
post_read	Called after virtual field read.

#### **INITIALIZATION**

#### new

```
function new(string name = "uvm_vreg_field")
```

Create a new virtual field instance

This method should not be used directly. The uvm\_vreg\_field::type\_id::create() method should be used instead.

## configure

#### Instance-specific configuration

Specify the *parent* virtual register of this virtual field, its *size* in bits, and the position of its least-significant bit within the virtual register relative to the least-significant bit of the virtual register.

## **INTROSPECTION**

#### get\_name

Get the simple name

Return the simple object name of this virtual field

## get\_full\_name

virtual function string get\_full\_name()

Get the hierarchical name

Return the hierarchal name of this virtual field The base of the hierarchical name is the root block.

### get\_parent

```
virtual function uvm_vreg get_parent()
```

Get the parent virtual register

#### get\_lsb\_pos\_in\_register

virtual function int unsigned get\_lsb\_pos\_in\_register()

Return the position of the virtual field / Returns the index of the least significant bit of the virtual field in the virtual register that instantiates it. An offset of 0 indicates a field that is aligned with the least-significant bit of the register.

## get\_n\_bits

Returns the width, in bits, of the virtual field.

#### get\_access

virtual function string get\_access(uvm\_reg\_map map = null)

Returns the access policy of the virtual field register when written and read via an address map.

If the memory implementing the virtual field is mapped in more than one address map, an address *map* must be specified. If access restrictions are present when accessing a memory through the specified address map, the access mode returned takes the access restrictions into account. For example, a read-write memory accessed through an address map with read-only restrictions would return "RO".

# **HDL Access**

#### write

virtual tas	sk write(input	output	uvm_status_e	idx, status,	
		input	uvm_reg_data_t	value,	
		input	uvm_path_e	T	= UVM_DEFAULT_PA
			uvm_reg_map	map	
		input	uvm_sequence_base	parent	= null,
			uvm_object	extension	= null,
		input	string	fname	= "",
		input	int	lineno	= 0

Write the specified value in a virtual field

Write *value* in the DUT memory location(s) that implements the virtual field that corresponds to this abstraction class instance using the specified access *path*.

If the memory implementing the virtual register array containing this virtual field is mapped in more than one address map, an address *map* must be specified if a physical

access is used (front-door access).

The operation is eventually mapped into memory read-modify-write operations at the location where the virtual register specified by idx in the virtual register array is implemented. If a backdoor is available for the memory implementing the virtual field, it will be used for the memory-read operation.

#### read

virtual task read(input longin	unsigned	idx,	
outpu	uvm_status_e	status,	
outpu	uvm_reg_data_t	value,	
inpu	uvm_path_e	path	= UVM_DEFAULT_PA1
inpu	uvm_reg_map	map	= null,
	uvm_sequence_base		
inpu	uvm_object	extension	= null,
	string	fname	= "",
inpu	int	lineno	= 0

Read the current value from a virtual field

Read from the DUT memory location(s) that implements the virtual field that corresponds to this abstraction class instance using the specified access *path*, and return the readback *value*.

If the memory implementing the virtual register array containing this virtual field is mapped in more than one address map, an address *map* must be specified if a physical access is used (front-door access).

The operation is eventually mapped into memory read operations at the location(s) where the virtual register specified by idx in the virtual register array is implemented.

#### poke

input input input	uvm_status_e uvm_reg_data_t uvm_sequence_base uvm_object string		= null, = "",
-------------------------	---	--	------------------

Deposit the specified value in a virtual field

Deposit *value* in the DUT memory location(s) that implements the virtual field that corresponds to this abstraction class instance using the specified access *path*.

The operation is eventually mapped into memory peek-modify-poke operations at the location where the virtual register specified by idx in the virtual register array is implemented.

#### peek

outpu input	tuvm_status_e tuvm_reg_data_t tuvm_sequence_base		
	uvm_object	extension	1
	string	21101110	= ", ",
input	int	lineno	= 0 )

Sample the current value from a virtual field

Sample from the DUT memory location(s) that implements the virtual field that corresponds to this abstraction class instance using the specified access *path*, and return the readback *value*.

If the memory implementing the virtual register array containing this virtual field is mapped in more than one address map, an address *map* must be specified if a physical access is used (front-door access).

The operation is eventually mapped into memory peek operations at the location(s) where the virtual register specified by idx in the virtual register array is implemented.

## CALLBACKS

#### pre\_write

Called before virtual field write.

If the specified data value, access *path* or address *map* are modified, the updated data value, access path or address map will be used to perform the virtual register operation.

The virtual field callback methods are invoked before the callback methods on the containing virtual register. The registered callback methods are invoked after the invocation of this method. The pre-write virtual register and field callbacks are executed before the corresponding pre-write memory callbacks

#### post\_write

virtual	task	<pre>post_write(longint</pre>	unsigned uvm reg data t	idx,
			uvm_path_e	path,
			uvm_reg_map	map,
		ref	uvm_status_e	status)

Called after virtual field write

If the specified *status* is modified, the updated status will be returned by the virtual register operation.

The virtual field callback methods are invoked after the callback methods on the containing virtual register. The registered callback methods are invoked before the invocation of this method. The post-write virtual register and field callbacks are executed after the corresponding post-write memory callbacks

#### pre\_read

Called before virtual field read.

If the specified access *path* or address *map* are modified, the updated access path or address map will be used to perform the virtual register operation.

The virtual field callback methods are invoked after the callback methods on the containing virtual register. The registered callback methods are invoked after the invocation of this method. The pre-read virtual register and field callbacks are executed before the corresponding pre-read memory callbacks

## post\_read

	f uvm_reg_data_t rdat, uvm_path_e path, uvm_reg_map map,	
re	f uvm_status_e status)	

Called after virtual field read.

If the specified readback data *rdat* or *status* is modified, the updated readback data or status will be returned by the virtual register operation.

The virtual field callback methods are invoked after the callback methods on the containing virtual register. The registered callback methods are invoked before the invocation of this method. The post-read virtual register and field callbacks are executed after the corresponding post-read memory callbacks

# uvm\_vreg\_field\_cbs

Pre/post read/write callback facade class

#### Summary

e/post read/write callback f	facado class
e/post read/ write caliback i	
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_callback	
uvm_vreg_field_cbs	s
uvm_vreg_field_cbs	s ld_cbs extends uvm_callback
uvm_vreg_field_cbs CLASS DECLARATION class uvm_vreg_fie	
uvm_vreg_field_cbs         CLASS DECLARATION         class uvm_vreg_fie         METHODS         pre_write         post_write	ld_cbs extends uvm_callback Callback called before a write operation. Called after a write operation
uvm_vreg_field_cbs         CLASS DECLARATION         class uvm_vreg_fie         METHODS         pre_write         post_write         pre_read	<pre>ld_cbs extends uvm_callback Callback called before a write operation. Called after a write operation Called before a virtual field read.</pre>
UVM_VREG_field_cbs CLASS DECLARATION class uvm_vreg_fie METHODS pre_write post_write pre_read post_read	ld_cbs extends uvm_callback Callback called before a write operation. Called after a write operation
uvm_vreg_field_cbs         CLASS DECLARATION         class uvm_vreg_fie         METHODS         pre_write         post_write         pre_read	<pre>ld_cbs extends uvm_callback Callback called before a write operation. Called after a write operation Called before a virtual field read.</pre>

## pre\_write

ref	<pre>uvm_vreg_field unsigned uvm_reg_data_t uvm_path_e</pre>	idx, wdat, path,	
	uvm_reg_map	map )	

Callback called before a write operation.

The registered callback methods are invoked before the invocation of the virtual register pre-write callbacks and after the invocation of the uvm\_vreg\_field::pre\_write() method.

The written value *wdat*, access *path* and address *map*, if modified, modifies the actual value, access path or address map used in the register operation.

#### post\_write

Called after a write operation

The registered callback methods are invoked after the invocation of the virtual register post-write callbacks and before the invocation of the uvm\_vreg\_field::post\_write() method.

The *status* of the operation, if modified, modifies the actual returned status.

### pre\_read

virtual	task		uvm_vreg_field	field,	
		longint	unsigned	idx,	
		ref	uvm_path_e	path,	
		ref	uvm_reg_map	map	)

Called before a virtual field read.

The registered callback methods are invoked after the invocation of the virtual register pre-read callbacks and after the invocation of the uvm\_vreg\_field::pre\_read() method.

The access *path* and address *map*, if modified, modifies the actual access path or address map used in the register operation.

## post\_read

Called after a virtual field read.

The registered callback methods are invoked after the invocation of the virtual register post-read callbacks and before the invocation of the uvm\_vreg\_field::post\_read() method.

The readback value *rdat* and the *status* of the operation, if modified, modifies the actual returned readback value and status.

# TYPES

## uvm\_vreg\_field\_cb

Convenience callback type declaration

Use this declaration to register virtual field callbacks rather than the more verbose parameterized class

## uvm\_vreg\_field\_cb\_iter

Convenience callback iterator type declaration

Use this declaration to iterate over registered virtual field callbacks rather than the more verbose parameterized class

# **Register Callbacks**

This section defines the base class used for all register callback extensions. It also includes pre-defined callback extensions for use on read-only and write-only registers.

## Contents

access callback methods.Typedefsuvm_reg_cbConvenience callback type declaration for registers Convenience callback iterator type declaration for registersuvm_reg_bd_cbConvenience callback type declaration for backdoor Convenience callback iterator type declaration for backdooruvm_reg_bd_cb_iterConvenience callback type declaration for backdoor Convenience callback iterator type declaration for backdooruvm_mem_cbConvenience callback type declaration for memories Uvm_mem_cb_iteruvm_reg_field_cbConvenience callback type declaration for fields Uvm_reg_field_cbuvm_reg_field_cbConvenience callback type declaration for fieldsuvm_reg_field_cb_iterConvenience callback type declaration for fieldsuvm_reg_field_cb_iterConvenience callback iterator type declaration for fieldsuvm_reg_read_only_cbsPre-defined register callback method for read-only registers that will issue an error if a write() operation is attempted.	Register Callbacks	This section defines the base class used for all register callback extensions.
uvm_reg_cbConvenience callback type declaration for registersuvm_reg_cb_iterConvenience callback iterator type declaration for registersuvm_reg_bd_cbConvenience callback type declaration for backdooruvm_reg_bd_cb_iterConvenience callback iterator type declaration for backdooruvm_mem_cbConvenience callback type declaration for memoriesuvm_mem_cb_iterConvenience callback type declaration for memoriesuvm_reg_field_cbConvenience callback iterator type declaration for memoriesuvm_reg_field_cbConvenience callback type declaration for fieldsuvm_reg_field_cb_iterConvenience callback iterator type declaration for fieldsPredefined register callback iterator type declaration for registers that will issue an error if a write() operation is attempted.	uvm_reg_cbs	Facade class for field, register, memory and backdoor access callback methods.
uvm_reg_cb_iterConvenience callback iterator type declaration for registersuvm_reg_bd_cbConvenience callback type declaration for backdooruvm_reg_bd_cb_iterConvenience callback iterator type declaration for backdooruvm_mem_cbConvenience callback type declaration for memoriesuvm_mem_cb_iterConvenience callback iterator type declaration for memoriesuvm_reg_field_cbConvenience callback type declaration for fieldsuvm_reg_field_cb_iterConvenience callback type declaration for fieldsuvm_reg_field_cb_iterConvenience callback iterator type declaration for fieldsPREDEFINED EXTENSIONSPre-defined register callback method for read-only registers that will issue an error if a write() operation is attempted.	Typedefs	
fields         PREDEFINED EXTENSIONS         uvm_reg_read_only_cbs         Pre-defined register callback method for read-only registers that will issue an error if a write() operation is attempted.	uvm_reg_cb_iter uvm_reg_bd_cb uvm_reg_bd_cb_iter uvm_mem_cb uvm_mem_cb_iter uvm_reg_field_cb	Convenience callback iterator type declaration for registers Convenience callback type declaration for backdoor Convenience callback iterator type declaration for backdoor Convenience callback type declaration for memories Convenience callback iterator type declaration for memories Convenience callback type declaration for fields
	PREDEFINED EXTENSIONS	fields Pre-defined register callback method for read-only registers that will issue an error if a write() operation is attempted. Pre-defined register callback method for write-only registers that will issue an error if a read() operation

# uvm\_reg\_cbs

Facade class for field, register, memory and backdoor access callback methods.

# Summary uvm\_reg\_cbs Facade class for field, register, memory and backdoor access callback methods. CLASS HIERARCHY uvm\_void uvm\_object uvm\_callback uvm\_reg\_cbs CLASS DECLARATION virtual class uvm\_reg\_cbs extends uvm\_callback

Methods	
pre_write	Called before a write operation.
post_write	Called after user-defined backdoor register write.
pre_read	Callback called before a read operation.
post_read	Callback called after a read operation.
post_predict	Called by the <a href="https://www.reg_field::predict(">uww_reg_field::predict()</a> method after a successful UVM_PREDICT_READ or UVM_PREDICT_WRITE prediction.
encode	Data encoder
decode	Data decode

## METHODS

## pre\_write

virtual task pre\_write(uvm\_reg\_item rw)

Called before a write operation.

All registered *pre\_write* callback methods are invoked after the invocation of the *pre\_write* method of associated object (uvm\_reg, uvm\_reg\_field, uvm\_mem, or uvm\_reg\_backdoor). If the element being written is a uvm\_reg, all *pre\_write* callback methods are invoked before the contained uvm\_reg\_fields.

Backdoor	<pre>uvm_reg_backdoor::pre_write, uvm_reg_cbs::pre_write cbs for backdoor.</pre>
Register	<pre>uvm_reg::pre_write, uvm_reg_cbs::pre_write cbs for reg, then foreach field: uvm_reg_field::pre_write, uvm_reg_cbs::pre_write cbs for field</pre>
RegField	<pre>uvm_reg_field::pre_write, uvm_reg_cbs::pre_write cbs for field</pre>
Memory	<pre>uvm_mem::pre_write, uvm_reg_cbs::pre_write cbs for mem</pre>

The *rw* argument holds information about the operation.

- Modifying the *value* modifies the actual value written.
- For memories, modifying the *offset* modifies the offset used in the operation.
- For non-backdoor operations, modifying the access *path* or address *map* modifies the actual path or map used in the operation.

If the *rw.status* is modified to anything other than UVM\_IS\_OK, the operation is aborted.

See <u>uvm\_reg\_item</u> for details on *rw* information.

## post\_write

virtual task post\_write(uvm\_reg\_item rw)

Called after user-defined backdoor register write.

All registered *post\_write* callback methods are invoked before the invocation of the *post\_write* method of the associated object (uvm\_reg, uvm\_reg\_field, uvm\_mem, or uvm\_reg\_backdoor). If the element being written is a uvm\_reg, all *post\_write* callback methods are invoked before the contained uvm\_reg\_fields.

#### Summary of callback order

Backdoor	<pre>uvm_reg_cbs::post_write cbs for backdoor, uvm_reg_backdoor::post_write</pre>
Register	<pre>uvm_reg_cbs::post_write cbs for reg, uvm_reg::post_write, then foreach field: uvm_reg_cbs::post_write cbs for field, uvm_reg_field::post_read</pre>
RegField	<pre>uvm_reg_cbs::post_write cbs for field, uvm_reg_field::post_write</pre>
Memory	<pre>uvm_reg_cbs::post_write cbs for mem, uvm_mem::post_write</pre>

The *rw* argument holds information about the operation.

- Modifying the *status* member modifies the returned status.
- Modiying the *value* or *offset* members has no effect, as the operation has already completed.

See <a href="https://www.reg\_item">uvm\_reg\_item</a> for details on <a href="https://www.reg\_item">rw</a> information.

#### pre\_read

virtual task pre\_read(uvm\_reg\_item rw)

Callback called before a read operation.

All registered *pre\_read* callback methods are invoked after the invocation of the *pre\_read* method of associated object (uvm\_reg, uvm\_reg\_field, uvm\_mem, or uvm\_reg\_backdoor). If the element being read is a uvm\_reg, all *pre\_read* callback methods are invoked before the contained uvm\_reg\_fields.

Backdoor	uvm_reg_backdoor::pre_read, uvm_reg_cbs::pre_read cbs for backdoor
Register	<pre>uvm_reg::pre_read, uvm_reg_cbs::pre_read cbs for reg, then foreach field: uvm_reg_field::pre_read, uvm_reg_cbs::pre_read cbs for field</pre>
RegField	<pre>uvm_reg_field::pre_read, uvm_reg_cbs::pre_read cbs for field</pre>
Memory	uvm_mem::pre_read, uvm_reg_cbs::pre_read cbs for mem

The *rw* argument holds information about the operation.

- The value member of rw is not used has no effect if modified.
- For memories, modifying the *offset* modifies the offset used in the operation.
- For non-backdoor operations, modifying the access *path* or address *map* modifies the actual path or map used in the operation.

If the *rw.status* is modified to anything other than UVM\_IS\_OK, the operation is aborted.

See <a href="https://www.reg\_item">uvm\_reg\_item</a> for details on <a href="https://www.reg\_item">rw</a> information.

## post\_read

virtual task post\_read(uvm\_reg\_item rw)

Callback called after a read operation.

All registered *post\_read* callback methods are invoked before the invocation of the *post\_read* method of the associated object (uvm\_reg, uvm\_reg\_field, uvm\_mem, or uvm\_reg\_backdoor). If the element being read is a uvm\_reg, all *post\_read* callback methods are invoked before the contained uvm\_reg\_fields.

Backdoor	uvm_reg_cbs::post_read cbs for backdoor, uvm_reg_backdoor::post_read
Register	<pre>uvm_reg_cbs::post_read cbs for reg, uvm_reg::post_read, then foreach field: uvm_reg_cbs::post_read cbs for field, uvm_reg_field::post_read</pre>
RegField	<pre>uvm_reg_cbs::post_read cbs for field, uvm_reg_field::post_read</pre>
Memory	uvm_reg_cbs::post_read cbs for mem, uvm_mem::post_read

The *rw* argument holds information about the operation.

- Modifying the readback *value* or *status* modifies the actual returned value and status.
- Modiying the *value* or *offset* members has no effect, as the operation has already completed.

See <a href="https://www.reg\_item">uvm\_reg\_item</a> for details on *rw* information.

#### post\_predict

Called by the <u>uvm\_reg\_field::predict()</u> method after a successful UVM\_PREDICT\_READ or UVM\_PREDICT\_WRITE prediction.

*previous* is the previous value in the mirror and *value* is the latest predicted value. Any change to *value* will modify the predicted mirror value.

## encode

virtual function void encode(ref uvm\_reg\_data\_t data[])

Data encoder

The registered callback methods are invoked in order of registration after all the *pre\_write* methods have been called. The encoded data is passed through each invocation in sequence. This allows the *pre\_write* methods to deal with clear-text data.

By default, the data is not modified.

## decode

virtual function void decode(ref uvm\_reg\_data\_t data[])

#### Data decode

The registered callback methods are invoked in *reverse order* of registration before all the *post\_read* methods are called. The decoded data is passed through each invocation in sequence. This allows the *post\_read* methods to deal with clear-text data.

The reversal of the invocation order is to allow the decoding of the data to be performed in the opposite order of the encoding with both operations specified in the same callback extension.

## Typedefs

## Summary

Typedefs					
uvm_reg_cb	Convenience callback type declaration for registers				
uvm_reg_cb_iter	Convenience callback iterator type declaration for registers				
uvm_reg_bd_cb	Convenience callback type declaration for backdoor				
uvm_reg_bd_cb_iter	Convenience callback iterator type declaration for backdoor				
uvm_mem_cb	Convenience callback type declaration for memories				
uvm_mem_cb_iter	Convenience callback iterator type declaration for memories				
uvm_reg_field_cb	Convenience callback type declaration for fields				
uvm_reg_field_cb_iter	Convenience callback iterator type declaration for fields				
PREDEFINED EXTENSIONS					

#### uvm\_reg\_cb

Convenience callback type declaration for registers

Use this declaration to register register callbacks rather than the more verbose parameterized class

#### uvm\_reg\_cb\_iter

Convenience callback iterator type declaration for registers

Use this declaration to iterate over registered register callbacks rather than the more verbose parameterized class

#### uvm\_reg\_bd\_cb

Convenience callback type declaration for backdoor

Use this declaration to register register backdoor callbacks rather than the more verbose parameterized class

#### uvm\_reg\_bd\_cb\_iter

Convenience callback iterator type declaration for backdoor

Use this declaration to iterate over registered register backdoor callbacks rather than the more verbose parameterized class

#### uvm\_mem\_cb

Convenience callback type declaration for memories

Use this declaration to register memory callbacks rather than the more verbose parameterized class

#### uvm\_mem\_cb\_iter

Convenience callback iterator type declaration for memories

Use this declaration to iterate over registered memory callbacks rather than the more verbose parameterized class

#### uvm\_reg\_field\_cb

Convenience callback type declaration for fields

Use this declaration to register field callbacks rather than the more verbose parameterized class

### uvm\_reg\_field\_cb\_iter

Convenience callback iterator type declaration for fields

Use this declaration to iterate over registered field callbacks rather than the more verbose parameterized class

# **P**REDEFINED **E**XTENSIONS

# uvm\_reg\_read\_only\_cbs

Pre-defined register callback method for read-only registers that will issue an error if a write() operation is attempted.

#### Summary

uvm_reg	read	only_	cbs
---------	------	-------	-----

Pre-defined register callback method for read-only registers that will issue an error if a write() operation is attempted.

#### **CLASS HIERARCHY**

uvm_void	
uvm_obje	ct
uvm_callb	ack
uvm_reg_	cbs

	eg_read_only_cbs
class	tation uvm req read only cbs extends uvm req cbs
<b>Метнорs</b> pre write	Produces an error message and sets status to UVM_NOT_OK.
add	Add this callback to the specified register and its contained fields.
remove	Remove this callback from the specified register and its contained fields.

# **M**ETHODS

## pre\_write

```
virtual task pre_write(uvm_reg_item rw)
```

Produces an error message and sets status to UVM\_NOT\_OK.

## add

static function void add(uvm\_reg rg)

Add this callback to the specified register and its contained fields.

#### remove

static function void remove(uvm\_reg rg)

Remove this callback from the specified register and its contained fields.

# uvm\_reg\_write\_only\_cbs

Pre-defined register callback method for write-only registers that will issue an error if a read() operation is attempted.

## Summary

uv	m_reg_write_only_cbs			
	Pre-defined register callback method for write-only registers that will issue an error if a read() operation is attempted.			
Cı	ASS HIERARCHY			
	uvm_void			
	uvm_object			

uvm_re	eg_cbs
uvm_r	eg_write_only_cbs
	uvm_reg_write_only_cbs extends uvm_reg_cbs
class IETHODS pre_read	<pre>uvm_reg_write_only_cbs extends uvm_reg_cbs Produces an error message and sets status to UVM_NOT_OK.</pre>
<b>1</b> ETHODS	

# **M**ETHODS

## pre\_read

virtual task pre\_read(uvm\_reg\_item rw)

Produces an error message and sets status to UVM\_NOT\_OK.

## add

static function void add(uvm\_reg rg)

Add this callback to the specified register and its contained fields.

#### remove

static function void remove(uvm\_reg rg)

Remove this callback from the specified register and its contained fields.

# **Memory Allocation Manager**

Manages the exclusive allocation of consecutive memory locations called *regions*. The regions can subsequently be accessed like little memories of their own, without knowing in which memory or offset they are actually located.

The memory allocation manager should be used by any application-level process that requires reserved space in the memory, such as DMA buffers.

A region will remain reserved until it is explicitly released.

## Contents

Memory Allocation Manager	Manages the exclusive allocation of consecutive memory locations called <i>regions</i> .
uvm_mem_mam	Memory allocation manager
uvm_mem_region	Allocated memory region descriptor
uvm_mem_mam_policy	An instance of this class is randomized to determine the starting offset of a randomly allocated memory region.
uvm_mem_mam_cfg	Specifies the memory managed by an instance of a uvm_mem_mam memory allocation manager class.

# uvm\_mem\_mam

Memory allocation manager

Memory allocation management utility class similar to C's malloc() and free(). A single instance of this class is used to manage a single, contiguous address space.

## **Summary**

uvm_mem_mam	
Memory allocation manager	
CLASS DECLARATION	
class uvm_mem_mam	
INITIALIZATION	_
alloc_mode_e	Memory allocation mode
locality_e	Location of memory regions
default_alloc	Region allocation policy
new	Create a new manager instance
reconfigure	Reconfigure the manager
Memory Management	
reserve_region	Reserve a specific memory region
request_region	Request and reserve a memory region
release_region	Release the specified region
release_all_regions	Forcibly release all allocated memory regions.
INTROSPECTION	
convert2string	Image of the state of the manager
for_each	Iterate over all currently allocated regions
get_memory	Get the managed memory implementation

# **I**NITIALIZATION

## alloc\_mode\_e

Memory allocation mode

Specifies how to allocate a memory region

*GREEDY* Consume new, previously unallocated memory

*THRIFTY* Reused previously released memory as much as possible (not yet implemented)

#### locality\_e

Location of memory regions

Specifies where to locate new memory regions

- BROAD Locate new regions randomly throughout the address space
- NEARBY Locate new regions adjacent to existing regions

## default\_alloc

uvm\_mem\_mam\_policy default\_alloc

Region allocation policy

This object is repeatedly randomized when allocating new regions.

#### new

Create a new manager instance

Create an instance of a memory allocation manager with the specified name and configuration. This instance manages all memory region allocation within the address range specified in the configuration descriptor.

If a reference to a memory abstraction class is provided, the memory locations within the regions can be accessed through the region descriptor, using the uvm\_mem\_region::read() and uvm\_mem\_region::write() methods.

#### reconfigure

function uvm\_mem\_mam\_cfg reconfigure(uvm\_mem\_mam\_cfg cfg = null)

#### Reconfigure the manager

Modify the maximum and minimum addresses of the address space managed by the allocation manager, allocation mode, or locality. The number of bytes per memory location cannot be modified once an allocation manager has been constructed. All currently allocated regions must fall within the new address space.

Returns the previous configuration.

if no new configuration is specified, simply returns the current configuration.

# MEMORY MANAGEMENT

## reserve\_region

<pre>function uvm_mem_region reserve_region(bit [63:0] start_offset,</pre>				
	=	пп	,	
int lineno =	=	0	)	

Reserve a specific memory region

Reserve a memory region of the specified number of bytes starting at the specified offset. A descriptor of the reserved region is returned. If the specified region cannot be reserved, null is returned.

It may not be possible to reserve a region because it overlaps with an already-allocated region or it lies outside the address range managed by the memory manager.

Regions can be reserved to create "holes" in the managed address space.

## request\_region

function uvm_mem_region request_region(int unsigned n_byte uvm_mem_mam_policy alloc string fname int lineno	
--	--

Request and reserve a memory region

Request and reserve a memory region of the specified number of bytes starting at a random location. If an policy is specified, it is randomized to determine the start offset of the region. If no policy is specified, the policy found in the uvm\_mem\_mam::default\_alloc class property is randomized.

A descriptor of the allocated region is returned. If no region can be allocated, *null* is returned.

It may not be possible to allocate a region because there is no area in the memory with enough consecutive locations to meet the size requirements or because there is another contradiction when randomizing the policy.

If the memory allocation is configured to *THRIFTY* or *NEARBY*, a suitable region is first sought procedurally.

### release\_region

function void release\_region(uvm\_mem\_region region)

Release the specified region

Release a previously allocated memory region. An error is issued if the specified region has not been previously allocated or is no longer allocated.

## release\_all\_regions

function void release\_all\_regions()

Forcibly release all allocated memory regions.

## **I**NTROSPECTION

### convert2string

```
function string convert2string()
```

Image of the state of the manager

Create a human-readable description of the state of the memory manager and the currently allocated regions.

## for\_each

function uvm\_mem\_region for\_each(bit reset = 0)

Iterate over all currently allocated regions

If reset is *TRUE*, reset the iterator and return the first allocated region. Returns *null* when there are no additional allocated regions to iterate on.

#### get\_memory

```
function uvm_mem get_memory()
```

Get the managed memory implementation

Return the reference to the memory abstraction class for the memory implementing the locations managed by this instance of the allocation manager. Returns *null* if no memory abstraction class was specified at construction time.

# uvm\_mem\_region

Allocated memory region descriptor

Each instance of this class describes an allocated memory region. Instances of this class are created only by the memory manager, and returned by the uvm mem mam::reserve region() and uvm mem mam::request region() methods.

uvm_mem_region Allocated memory region des	scriptor
CLASS DECLARATION	
class uvm_mem_regi	on
Methods	
get_start_offset	Get the start offset of the region
get_end_offset	Get the end offset of the region
get_len	Size of the memory region
get_n_bytes	Number of bytes in the region
release_region	Release this region
get_memory	Get the memory where the region resides
get_virtual_registers	Get the virtual register array in this region
write	Write to a memory location in the region.
read	Read from a memory location in the region.
burst_write	Write to a set of memory location in the region.
burst_read	Read from a set of memory location in the region.
poke	Deposit in a memory location in the region.
peek	Sample a memory location in the region.

# **M**ETHODS

## get\_start\_offset

```
function bit [63:0] get_start_offset()
```

Get the start offset of the region

Return the address offset, within the memory, where this memory region starts.

#### get\_end\_offset

function bit [63:0] get\_end\_offset()

Get the end offset of the region

Return the address offset, within the memory, where this memory region ends.

## get\_len

function int unsigned get\_len()

Size of the memory region

Return the number of consecutive memory locations (not necessarily bytes) in the allocated region.

```
get_n_bytes
```

Number of bytes in the region

Return the number of consecutive bytes in the allocated region. If the managed memory contains more than one byte per address, the number of bytes in an allocated region may be greater than the number of requested or reserved bytes.

# release\_region function void release\_region() Release this region

#### get\_memory

function uvm\_mem get\_memory()

Get the memory where the region resides

Return a reference to the memory abstraction class for the memory implementing this allocated memory region. Returns *null* if no memory abstraction class was specified for the allocation manager that allocated this region.

# get\_virtual\_registers

function uvm\_vreg get\_virtual\_registers()

Get the virtual register array in this region

Return a reference to the virtual register array abstraction class implemented in this region. Returns *null* if the memory region is not known to implement virtual registers.

#### write

task write(output		status,			
	uvm_reg_addr_t	offset,			
input	uvm_reg_data_t	value,			
	uvm_path_e	path		UVM_DEFAULT_PATH,	
	uvm_reg_map			null,	
input	uvm_sequence_base				
input		prior			
	uvm_object	extension	=	null,	
input	string	fname	=		
input	int	lineno	=	0	)

Write to a memory location in the region.

Write to the memory location that corresponds to the specified *offset* within this region. Requires that the memory abstraction class be associated with the memory allocation manager that allocated this region.

See uvm\_mem::write() for more details.

## read

task read(output input	uvm_status_e uvm_reg_addr_t	status, offset,		
output	uvm_reg_data_t	value,		
input	uvm_path_e	path	= UVM_DEFAULT_PATH,	
	uvm_reg_map		= null,	
input	uvm_sequence_base			
input		prior		
	uvm_object	extension		
	string		= "",	
input	int	lineno	= 0 )	

Read from a memory location in the region.

Read from the memory location that corresponds to the specified *offset* within this region. Requires that the memory abstraction class be associated with the memory allocation manager that allocated this region.

See uvm\_mem::read() for more details.

burst	Write
DUISL	VVIILC

task burst_write(output uvm_statu		
input uvm_reg_a	_addr_t offset,	
input uvm_reg_d	_data_t value[],	
input uvm_path_	h_e path = UVM_DEFAULT_PATH,	
input uvm_reg_m	_map map = null,	
input uvm_seque	uence_base parent = null,	
input int	prior $= -1$ ,	
input uvm_objec	ect extension = null,	
input string	fname = "",	
input int	lineno = $0$ )	

Write to a set of memory location in the region.

Write to the memory locations that corresponds to the specified *burst* within this region. Requires that the memory abstraction class be associated with the memory allocation manager that allocated this region.

See uvm\_mem::burst\_write() for more details.

#### burst\_read

	=	null, -1, null, "",	)			
input string fname	=			)	)	)

Read from a set of memory location in the region.

Read from the memory locations that corresponds to the specified *burst* within this region. Requires that the memory abstraction class be associated with the memory allocation manager that allocated this region.

See uvm\_mem::burst\_read() for more details.

## poke

task poke(output uvm\_status\_e status,

		offset, value,			
	uvm_sequence_base			null,	
input	uvm_object	extension	=	null,	
input	string	fname	=	···· ,	
input	int	lineno	=	0	)

Deposit in a memory location in the region.

Deposit the specified value in the memory location that corresponds to the specified *offset* within this region. Requires that the memory abstraction class be associated with the memory allocation manager that allocated this region.

See uvm\_mem::poke() for more details.

#### peek

	uvm_reg_addr_t	status, offset,			
output	uvm_reg_data_t	value,			
input	uvm_sequence_base	parent	=	null,	
input	uvm_object	extension	=	null,	
input	string	fname	=	" " /	
input	int	lineno	=	0	)

Sample a memory location in the region.

Sample the memory location that corresponds to the specified *offset* within this region. Requires that the memory abstraction class be associated with the memory allocation manager that allocated this region.

See uvm\_mem::peek() for more details.

# uvm\_mem\_mam\_policy

An instance of this class is randomized to determine the starting offset of a randomly allocated memory region. This class can be extended to provide additional constraints on the starting offset, such as word alignment or location of the region within a memory page. If a procedural region allocation policy is required, it can be implemented in the pre/post\_randomize() method.

#### Summary

uvm_mem_i	mam_policy					
	An instance of this class is randomized to determine the starting offset of a randomly allocated memory region.					
CLASS DECLARATION	N					
class uvm	_mem_mam_policy					
VARIABLES						
len	Number of addresses required					
start_offset	The starting offset of the region					
min_offset	Minimum address offset in the managed address space					
max_offset	Maximum address offset in the managed address space					
in_use	Regions already allocated in the managed address space					

# VARIABLES

#### len

int unsigned len

Number of addresses required

#### start\_offset

rand bit [63:0] start\_offset

The starting offset of the region

#### min\_offset

```
bit [63:0] min_offset
```

Minimum address offset in the managed address space

#### max\_offset

bit [63:0] max\_offset

Maximum address offset in the managed address space

#### in\_use

```
uvm_mem_region in_use[$]
```

Regions already allocated in the managed address space

# uvm\_mem\_mam\_cfg

Specifies the memory managed by an instance of a <u>uvm\_mem\_mam</u> memory allocation manager class.

#### Summary

uvm_mem_mam_cfg
Specifies the memory managed by an instance of a <a href="https://www.mem_mam">www.mem_mam</a> memory allocation manager class.
CLASS DECLARATION

```
class uvm_mem_mam_cfg
```

VARIABLES		
n_bytes	Number of bytes in each memory location	
end_offset	Last address of managed space	
mode	Region allocation mode	
locality	Region location mode	

# VARIABLES

## n\_bytes

rand int unsigned n\_bytes

Number of bytes in each memory location

# end\_offset

rand bit [63:0] end\_offset

Last address of managed space

#### mode

rand uvm\_mem\_mam::alloc\_mode\_e mode

Region allocation mode

# locality

rand uvm\_mem\_mam::locality\_e locality

#### Region location mode

# **Generic Register Operation Descriptors**

This section defines the abtract register transaction item. It also defines a descriptor for a physical bus operation that is used by uvm\_reg\_adapter subtypes to convert from a protocol-specific address/data/rw operation to a bus-independent, canonical r/w operation.

## Contents

Generic Register Operation Descriptors	This section defines the abtract register transaction item.
uvm_reg_item	Defines an abstract register transaction item.
uvm_reg_bus_op	Struct that defines a generic bus transaction for register and memory accesses, having <i>kind</i> (read or write), <i>address</i> , <i>data</i> , and <i>byte enable</i> information.

# uvm\_reg\_item

Defines an abstract register transaction item. No bus-specific information is present, although a handle a uvm\_reg\_map is provided in case the user wishes to implement a custom address translation algorithm.

#### Summary

/m_reg_ite	register transaction item
ines an abstract	register transaction item.
LASS HIERARCHY	
uvm_void	
uvm_object	
uvm_transac	ction
uvm_sequen	nce_item
	tem
LASS DECLARATION	temreg_item extends uvm_sequence_item
class uvm_1	
LASS DECLARATION	reg_item extends uvm_sequence_item Kind of element being accessed: REG, MEM, or FIELD. A handle to the RegModel model element associated with
LASS DECLARATION	reg_item extends uvm_sequence_item Kind of element being accessed: REG, MEM, or FIELD.
LASS DECLARATION Class uvm_1 ARIABLES element_kind element kind	<pre>reg_item extends uvm_sequence_item Kind of element being accessed: REG, MEM, or FIELD. A handle to the RegModel model element associated with this transaction.</pre>
LASS DECLARATION Class uvm_1 ARIABLES element_kind element kind value	<pre>reg_item extends uvm_sequence_item Kind of element being accessed: REG, MEM, or FIELD. A handle to the RegModel model element associated with this transaction. Kind of access: READ or WRITE. The value to write to, or after completion, the value reac from the DUT. For memory accesses, the offset address.</pre>
LASS DECLARATION Class uvm_1 CARIABLES element_kind element kind value offset status	<pre>reg_item extends uvm_sequence_item Kind of element being accessed: REG, MEM, or FIELD. A handle to the RegModel model element associated with this transaction. Kind of access: READ or WRITE. The value to write to, or after completion, the value reac from the DUT. For memory accesses, the offset address. The result of the transaction: IS_OK, HAS_X, or ERROR.</pre>
Class UVM_1 Class UVM_1 Class UVM_1 CARIABLES element_kind element kind value offset	<pre>reg_item extends uvm_sequence_item Kind of element being accessed: REG, MEM, or FIELD. A handle to the RegModel model element associated with this transaction. Kind of access: READ or WRITE. The value to write to, or after completion, the value reac from the DUT. For memory accesses, the offset address.</pre>

path	The path being used: UVM_FRONTDOOR or UVM_BACKDOOR.
parent	The sequence from which the operation originated.
prior	The priority requested of this transfer, as defined by uvm_sequence_base::start_item.
extension	Handle to optional user data, as conveyed in the call to write, read, mirror, or update call.
bd_kind	If path is UVM_BACKDOOR, this member specifies the abstraction kind for the backdoor access, e.g.
fname	The file name from where this transaction originated, if provided at the call site.
lineno	The file name from where this transaction originated, if provided at the call site.
Methods	
new	Create a new instance of this type, giving it the optional name.
convert2string	Returns a string showing the contents of this transaction.
do_copy	Copy the <i>rhs</i> object into this object.

# VARIABLES

## element\_kind

uvm_elem_kind_e	element_kind
-----------------	--------------

Kind of element being accessed: REG, MEM, or FIELD. See uvm\_elem\_kind\_e.

## element

uvm\_object element

A handle to the RegModel model element associated with this transaction. Use element\_kind to determine the type to cast to: uvm\_reg, uvm\_mem, or uvm\_reg\_field.

#### kind

rand uvm\_access\_e kind

Kind of access: READ or WRITE.

#### value

rand uvm\_reg\_data\_t value[]

The value to write to, or after completion, the value read from the DUT. Burst operations use the values property.

#### offset

```
rand uvm_reg_addr_t offset
```

For memory accesses, the offset address. For bursts, the *starting* offset address.

#### status

uvm\_status\_e status

The result of the transaction: IS\_OK, HAS\_X, or ERROR. See uvm\_status\_e.

#### local\_map

```
uvm_reg_map local_map
```

The local map used to obtain addresses. Users may customize address-translation using this map. Access to the sequencer and bus adapter can be obtained by getting this map's root map, then calling uvm\_reg\_map::get\_sequencer and uvm\_reg\_map::get\_adapter.

#### map

```
uvm_reg_map map
```

The original map specified for the operation. The actual map used may differ when a test or sequence written at the block level is reused at the system level.

#### path

uvm\_path\_e path


The path being used: UVM\_FRONTDOOR or UVM\_BACKDOOR.

#### parent

rand	uvm_	_sequence	_base	parent
------	------	-----------	-------	--------

The sequence from which the operation originated.

#### prior



The priority requested of this transfer, as defined by uvm\_sequence\_base::start\_item.

#### extension

rand uvm\_object extension

Handle to optional user data, as conveyed in the call to write, read, mirror, or update call. Must derive from uvm\_object.

#### bd\_kind

string	bd_	_kind	=	
		_		

If path is UVM\_BACKDOOR, this member specifies the abstraction kind for the backdoor access, e.g. "RTL" or "GATES".

#### fname

string	fname	=	
SULING	Liiaille	=	

The file name from where this transaction originated, if provided at the call site.

#### lineno

int lineno = 0

The file name from where this transaction originated, if provided at the call site.

# METHODS

#### new

function new(string name = "")

Create a new instance of this type, giving it the optional *name*.

#### convert2string

virtual function string convert2string()

Returns a string showing the contents of this transaction.

#### do\_copy

virtual function void do\_copy(uvm\_object rhs)

Copy the *rhs* object into this object. The *rhs* object must derive from uvm\_reg\_item.

# uvm\_reg\_bus\_op

Struct that defines a generic bus transaction for register and memory accesses, having *kind* (read or write), *address*, *data*, and *byte enable* information. If the bus is narrower than the register or memory location being accessed, there will be multiple of these bus operations for every abstract uvm\_reg\_item transaction. In this case, *data* represents the portion of uvm\_reg\_item::value being transferred during this bus cycle. If the bus is

wide enough to perform the register or memory operation in a single cycle, *data* will be the same as uvm\_reg\_item::value.

#### Summary

#### uvm\_reg\_bus\_op Struct that defines a generic bus transaction for register and memory accesses, having kind (read or write), address, data, and byte enable information. VARIABLES info The bus-independent read/write information. kind Kind of access: READ or WRITE. addr The bus address. data The data to write. n bits The number of bits of <a href="https://www.reg\_item::value">uww\_reg\_item::value</a> being transferred by this transaction. byte en Enables for the byte lanes on the bus. status The result of the transaction: UVM\_IS\_OK, UVM\_HAS\_X, UVM NOT OK.

# VARIABLES

#### info

The bus-independent read/write information. See <a href="https://www.reg\_item">www\_reg\_item</a>.

#### kind

uvm_access_e kin	d
------------------	---

Kind of access: READ or WRITE.

#### addr

uvm\_reg\_addr\_t addr

The bus address.

#### data

uvm\_reg\_data\_t data

The data to write. If the bus width is smaller than the register or memory width, *data* represents only the portion of *value* that is being transferred this bus cycle.

#### n\_bits



The number of bits of <a href="https://www.reg\_item::value">uvm\_reg\_item::value</a> being transferred by this transaction.

#### byte\_en

uvm\_reg\_byte\_en\_t byte\_en

Enables for the byte lanes on the bus. Meaningful only when the bus supports byte enables and the operation originates from a field write/read.

#### status

uvm\_status\_e status

The result of the transaction: UVM\_IS\_OK, UVM\_HAS\_X, UVM\_NOT\_OK. See uvm\_status\_e.

# **Classes for Adapting Between Register and Bus Operations**

This section defines classes used to convert transaction streams between generic register address/data reads and writes and physical bus accesses.

Contents	5
----------	---

Classes for Adapting Between Register and Bus Operations	This section defines classes used to convert transaction streams between generic register address/data reads and writes and physical bus accesses.
uvm_reg_adapter	This class defines an interface for converting between uvm_reg_bus_op and a specific bus transaction.
uvm_reg_tlm_adapter	For converting between uvm_reg_bus_op and uvm_tlm_gp items.

# uvm\_reg\_adapter

This class defines an interface for converting between uvm\_reg\_bus\_op and a specific bus transaction.

## Summary

# uvm\_reg\_adapter

This class defines an interface for converting between  $uvm\_reg\_bus\_op$  and a specific bus transaction.

#### **CLASS HIERARCHY**

uvm_void
uvm_object
uvm_reg_adapter

#### **CLASS DECLARATION**

	virtual class u	vm_reg_adapter extends uvm_object
ne	2W	Create a new instance of this type, giving it the optional <i>name</i> .
SL	ipports_byte_enable	Set this bit in extensions of this class if the bus protocol supports byte enables.
ŋ	ovides_responses	Set this bit in extensions of this class if the bus driver provides separate response items.
re	g2bus	Extensions of this class <i>must</i> implement this method to convert a <u>uvm_reg_item</u> to the <u>uvm_sequence_item</u> subtype that defines the bus transaction.
bı	us2reg	Extensions of this class <i>must</i> implement this method to copy members of the given <i>bus_item</i> to corresponding members of the provided <i>bus_rw</i> instance.
E	KAMPLE	The following example illustrates how to implement a RegModel-BUS adapter class for the APB bus protocol.

function new(string name = "")

Create a new instance of this type, giving it the optional name.

#### supports\_byte\_enable

bit supports\_byte\_enable

Set this bit in extensions of this class if the bus protocol supports byte enables.

#### provides\_responses

bit provides\_responses

Set this bit in extensions of this class if the bus driver provides separate response items.

#### reg2bus

pure virtual function uvm\_sequence\_item reg2bus(const ref uvm\_reg\_bus\_op rw)

Extensions of this class *must* implement this method to convert a uvm\_reg\_item to the uvm\_sequence\_item subtype that defines the bus transaction.

The method must allocate a new bus item, assign its members from the corresponding members from the given *bus\_rw* item, then return it. The bus item gets returned in a uvm\_sequence\_item base handle.

#### bus2reg

Extensions of this class *must* implement this method to copy members of the given *bus\_item* to corresponding members of the provided *bus\_rw* instance. Unlike reg2bus, the resulting transaction is not allocated from scratch. This is to accommodate applications where the bus response must be returned in the original request.

#### EXAMPLE

The following example illustrates how to implement a RegModel-BUS adapter class for the APB bus protocol.

```
class rreg2apb_adapter extends uvm_reg_adapter;
`uvm_object_utils(reg2apb_adapter)
function new(string name="reg2apb_adapter");
super.new(name);
endfunction
virtual function uvm_sequence_item reg2bus(uvm_reg_bus_op rw);
```

# uvm\_reg\_tlm\_adapter

For converting between uvm\_reg\_bus\_op and uvm\_tlm\_gp items.

#### Summary



# **M**ETHODS

#### reg2bus

virtual function uvm\_sequence\_item reg2bus(const ref uvm\_reg\_bus\_op rw)

Converts a uvm\_reg\_bus\_op struct to a uvm\_tlm\_gp item.

# bus2reg

Converts a uvm\_tlm\_gp item to a uvm\_reg\_bus\_op. into the provided *rw* transaction.

# **Register Sequence and Predictor Classes**

This section defines the base classes used for register stimulus generation. It also defines a predictor component, which is used to update the register model's mirror values based on transactions observed on a physical bus.

## Contents

Register Sequence and Predictor Classes	This section defines the base classes used for register stimulus generation.
uvm_reg_sequence	This class provides base functionality for both user- defined RegModel test sequences and "register translation sequences".
uvm_reg_frontdoor	Facade class for register and memory frontdoor access.
uvm_reg_predictor	Updates the register model mirror based on observed bus transactions

# uvm\_reg\_sequence

This class provides base functionality for both user-defined RegModel test sequences and "register translation sequences".

- When used as a base for user-defined RegModel test sequences, this class
  provides convenience methods for reading and writing registers and memories.
  Users implement the body() method to interact directly with the RegModel model
  (held in the model property) or indirectly via the delegation methods in this class.
- When used as a translation sequence, objects of this class are executed directly on a bus sequencerwhich are used in support of a layered sequencer use model, a pre-defined convert-and-execute algorithm is provided.

Register operations do not require extending this class if none of the above services are needed. Register test sequences can be extend from the base  $uvm\_sequence$  #(REQ,RSP) base class or even from outside a sequence.

Note- The convenience API not yet implemented.

Summary
uvm_reg_sequence
This class provides base functionality for both user-defined RegModel test sequences and "register translation sequences".
CLASS HIERARCHY
BASE
uvm_reg_sequence
CLASS DECLARATION
<pre>class uvm_reg_sequence #(    type BASE = uvm_sequence #(uvm_reg_item) ) extends BASE</pre>
BASE Specifies the sequence type to extend from.

model	Block abstraction this sequence executes on, defined only when this sequence is a user-defined test sequence.
adapter	Adapter to use for translating between abstract register transactions and physical bus transactions, defined only when this sequence is a translation sequence.
reg_seqr	Layered upstream "register" sequencer.
new	Create a new instance, giving it the optional <i>name</i> .
body	Continually gets a register transaction from the configured upstream sequencer, reg_seqr, and executes the corresponding bus transaction via <do access="" rw="">.</do>
do_reg_item	Executes the given register transaction, <i>rw</i> , via the sequencer on which this sequence was started (i.e.
Convenience Write/Read API	The following methods delegate to the corresponding method in the register or memory element.
write_reg	Writes the given register rg using <a href="http://www.reg::write">write</a> , supplying 'this' as the parent argument.
read_reg	Reads the given register <i>rg</i> using <a href="https://www.reg::read">www.reg::read</a> , supplying `this' as the <i>parent</i> argument.
poke_reg	Pokes the given register <i>rg</i> using uvm_reg::poke, supplying `this' as the <i>parent</i> argument.
peek_reg	Peeks the given register <i>rg</i> using <a href="https://www.reg::peek">www.reg::peek</a> , supplying `this' as the <i>parent</i> argument.
update_reg	Updates the given register rg using uvm_reg::update, supplying `this' as the parent argument.
mirror_reg	Mirrors the given register <i>rg</i> using uvm_reg::mirror, supplying `this' as the <i>parent</i> argument.
write_mem	Writes the given memory <i>mem</i> using uvm_mem::write, supplying 'this' as the <i>parent</i> argument.
read_mem	Reads the given memory <i>mem</i> using uvm_mem::read, supplying 'this' as the <i>parent</i> argument.
poke_mem	Pokes the given memory <i>mem</i> using uvm_mem::poke, supplying 'this' as the <i>parent</i> argument.
peek_mem	Peeks the given memory <i>mem</i> using uvm_mem::peek, supplying 'this' as the <i>parent</i> argument.

#### BASE

Specifies the sequence type to extend from.

When used as a translation sequence running on a bus sequencer, *BASE* must be compatible with the sequence type expected by the bus sequencer.

When used as a test sequence running on a particular sequencer, *BASE* must be compatible with the sequence type expected by that sequencer.

When used as a virtual test sequence without a sequencer, *BASE* does not need to be specified, i.e. the default specialization is adequate.

To maximize opportunities for reuse, user-defined RegModel sequences should "promote" the BASE parameter.

This way, the RegModel sequence can be extended from user-defined base sequences.

### model

uvm\_reg\_block model

Block abstraction this sequence executes on, defined only when this sequence is a userdefined test sequence.

#### adapter

```
uvm_reg_adapter adapter
```

Adapter to use for translating between abstract register transactions and physical bus transactions, defined only when this sequence is a translation sequence.

#### reg\_seqr

```
uvm_sequencer #(uvm_reg_item) reg_seqr
```

Layered upstream "register" sequencer.

Specifies the upstream sequencer between abstract register transactions and physical bus transactions. Defined only when this sequence is a translation sequence, and we want to "pull" from an upstream sequencer.

#### new

```
function new (string name = "uvm_reg_sequence_inst")
```

Create a new instance, giving it the optional *name*.

#### body

Continually gets a register transaction from the configured upstream sequencer, reg\_seqr, and executes the corresponding bus transaction via <do\_rw\_access>.

User-defined RegModel test sequences must override body() and not call super.body(), else a warning will be issued and the calling process not return.

#### do\_reg\_item

virtual task do\_reg\_item(uvm\_reg\_item rw)

Executes the given register transaction, *rw*, via the sequencer on which this sequence was started (i.e. m\_sequencer). Uses the configured adapter to convert the register transaction into the type expected by this sequencer.

# **CONVENIENCE WRITE/READ API**

The following methods delegate to the corresponding method in the register or memory element. They allow a sequence body() to do reads and writes without having to explicitly supply itself to *parent* sequence argument. Thus, a register write

model.regA.write(status, value, .parent(this));

#### can be written instead as

```
write_reg(model.regA, status, value);
```

## write\_reg

```
virtual task write_reg( input uvm_reg
                                                      rg,
                            output uvm_status_e
                                                      status,
                             input uvm_reg_data_t value,
input uvm_path_e path
                                                                   = UVM_DEFAULT_PATH,
                             input uvm_reg_map
                                                                  = null,
                                                      map
                             input int
input uvm_object
input string
                                                      prior
                                                                 = -1,
                                                      extension = null,
                                                                  = "",
                                                      fname
                                                                  = 0
                                                                                          )
                             input int
                                                      lineno
```

Writes the given register *rg* using uvm\_reg::write, supplying `this' as the *parent* argument. Thus,

```
write_reg(model.regA, status, value);
```

#### is equivalent to

```
model.regA.write(status, value, .parent(this));
```

#### read\_reg

virtual task read_reg( input		rg,	
output	uvm_status_e	status,	
output	uvm_reg_data_t	value,	
input	uvm_path_e		= UVM_DEFAULT_PATH,
input	uvm_reg_map	map	= null,
input	int	prior	= -1,
input	uvm_object	extension	= null,
input	string	fname	= "",
input	int	lineno	= 0 )

Reads the given register *rg* using uvm\_reg::read, supplying `this' as the *parent* argument. Thus,

```
read_reg(model.regA, status, value);
```

#### is equivalent to

#### poke\_reg

virtual task poke_reg( input uvm_reg rg,				
output uvm_status_e status,	,			
input uvm_reg_data_t value,				
input string kind	=	" " /		
input uvm_object extensi	on =	null,		
input string fname	=	" " /		
input int lineno	=	0	)	

Pokes the given register *rg* using uvm\_reg::poke, supplying `this' as the *parent* argument. Thus,

poke\_reg(model.regA, status, value);

#### is equivalent to

```
model.regA.poke(status, value, .parent(this));
```

#### peek\_reg

```
virtual task peek_reg( input uvm_reg
                                                   rg,
                          output uvm_status_e status
output uvm_reg_data_t value,
                                                   status,
                                                               = ""
                           input string
                                                   kind
                           input uvm_object
                                                   extension = null,
                                                                  input string
                                                    fname
                                                               =
                                                               = 0
                           input int
                                                   lineno
                                                                        )
```

Peeks the given register *rg* using uvm\_reg::peek, supplying `this' as the *parent* argument. Thus,

peek\_reg(model.regA, status, value);

#### is equivalent to

```
model.regA.peek(status, value, .parent(this));
```

## update\_reg

```
virtual task update_reg( input uvm_reg
                                             rg,
                        output uvm_status_e status,
                         input uvm_path_e
                                            path
                                                       = UVM_DEFAULT_PATH,
                         input uvm_reg_map
                                            map
                                                       = null,
                         input int
input uvm_object
                                             prior
                                                       = -1
                                             extension = null,
                         input string
                                            fname
                                                   = "",
```

)

Updates the given register *rg* using uvm\_reg::update, supplying 'this' as the *parent* argument. Thus,

```
update_reg(model.regA, status, value);
```

#### is equivalent to

```
model.regA.update(status, value, .parent(this));
```

#### mirror\_reg

virtual task mirror_reg( input	uvm_reg	rg,	
output	uvm_status_e	status,	
input	uvm_check_e	check	= UVM_NO_CHECK,
input	uvm_path_e	path	= UVM_DEFAULT_PATH,
input	uvm_reg_map	map	= null,
input	int	prior	= -1,
input	uvm_object	extension	= null,
input	string	fname	= "",
input	int	lineno	= 0 )

Mirrors the given register *rg* using uvm\_reg::mirror, supplying `this' as the *parent* argument. Thus,

```
mirror_reg(model.regA, status, UVM_CHECK);
```

is equivalent to

model.regA.mirror(status, UVM\_CHECK, .parent(this));

#### write\_mem

```
virtual task write_mem( input uvm_mem
                                               mem,
                        output uvm_status_e
                                                status,
                         input uvm_reg_addr_t offset,
                         input uvm_reg_data_t value,
                         input uvm path e
                                                path
                                                          = UVM DEFAULT PATH,
                         input uvm_reg_map
                                                map
                                                          = null,
                         input int
input uvm_object
                                                prior
                                                          = -1
                                                extension = null,
                                                          = "",
                         input string
                                                fname
                         input int
                                                lineno
                                                          = 0
                                                                               )
```

Writes the given memory *mem* using uvm\_mem::write, supplying `this' as the *parent* argument. Thus,

```
write_mem(model.regA, status, offset, value);
```

```
model.regA.write(status, offset, value, .parent(this));
```

# read\_mem

virtual	task	read_mem(	input	uvm_mem	mem,			
			output	uvm_status_e	status,			
			input	uvm_reg_addr_t	offset,			
			output	uvm_reg_data_t	value,			
			input	uvm_path_e	path	=	UVM_DEFAULT_PATH,	,
			input	uvm_reg_map	map	=	null,	
			input	int	prior	=	-1,	
			input	uvm_object	extension	=	null,	
			input	string	fname	=	II II /	
			input	int	lineno	=	0	)

Reads the given memory *mem* using uvm\_mem::read, supplying `this' as the *parent* argument. Thus,

```
read_mem(model.regA, status, offset, value);
```

#### is equivalent to

```
model.regA.read(status, offset, value, .parent(this));
```

## poke\_mem

virtual task poke_mem( inp	uvm_mem mem,
outp	uvm_status_e status,
inp	uvm_reg_addr_t offset,
inp	uvm_reg_data_t value,
inp	string kind = "",
inp	uvm_object extension = null,
inp	string fname = "",
inp	int lineno = 0 )

Pokes the given memory *mem* using uvm\_mem::poke, supplying `this' as the *parent* argument. Thus,

poke\_mem(model.regA, status, offset, value);

is equivalent to

model.regA.poke(status, offset, value, .parent(this));

virtual	task	peek_mem(	input	uvm_mem	mem,			
			output	uvm_status_e	status,			
			input	uvm_reg_addr_t	offset,			
			output	uvm_reg_data_t	value,			
			input	string	kind	=	" " ,	
			input	uvm_object	extension	=	null	,
				string	fname	=	" " ,	
			input	int	lineno	=	0	)

Peeks the given memory *mem* using uvm\_mem::peek, supplying `this' as the *parent* argument. Thus,

peek\_mem(model.regA, status, offset, value);

is equivalent to

model.regA.peek(status, offset, value, .parent(this));

# uvm\_reg\_frontdoor

Facade class for register and memory frontdoor access.

User-defined frontdoor access sequence

Base class for user-defined access to register and memory reads and writes through a physical interface.

By default, different registers and memories are mapped to different addresses in the address space and are accessed via those exclusively through physical addresses.

The frontdoor allows access using a non-linear and/or non-mapped mechanism. Users can extend this class to provide the physical access to these registers.

#### Summary

	register and memory frontdoor access.
ASS HIERARCH	Ŷ
uvm_reg	_sequence#(uvm_sequence#(uvm_sequence_item))
uvm_reg	frontdoor
virtual #(	
#(	CON class uvm_reg_frontdoor extends uvm_reg_sequence

METHODS
new

Constructor, new object givne optional name.

# VARIABLES

#### rw\_info

uvm\_reg\_item rw\_info

Holds information about the register being read or written

#### sequencer

uvm\_sequencer\_base sequencer

Sequencer executing the operation

# METHODS

#### new

function new(string name = "")

Constructor, new object givne optional name.

# uvm\_reg\_predictor

Updates the register model mirror based on observed bus transactions

This class converts observed bus transactions of type *BUSTYPE* to generic registers transactions, determines the register being accessed based on the bus address, then updates the register's mirror value with the observed bus data, subject to the register's access mode. See uvm\_reg::predict for details.

Memories can be large, so their accesses are not predicted. Users can periodically use backdoor peek/poke to update the memory mirror.

Summary
uvm_reg_predictor
Updates the register model mirror based on observed bus transactions
CLASS HIERARCHY
uvm_void

uvm_obje	ct			
uvm_repo	prt_object			
uvm_com	iponent			
uvm_reg	_predictor			
CLASS DECLARAT				
) extend	m_reg_predictor #( BUSTYPE = int s uvm_component			
Variables bus_in	Observed bus transactions of type <i>BUSTYPE</i> are received from this port and processed.			
reg_ap	Analysis output port that publishes uvm_reg_item transactions converted from bus transactions received on bus in.			
map	The map used to convert a bus address to the corresponding register or memory handle.			
adapter	The adapter used to convey the parameters of a bus operation in terms of a canonical uvm_reg_bus_op datum.			
Methods				
new	Create a new instance of this type, giving it the optional name and parent.			
pre_predict	Override this method to change the value or re-direct the target register			
check_phase	5 5			

# VARIABLES

#### bus\_in

uvm_analysis_imp	#(	BUSTYPE,
	uvm_reg_predictor	#(BUSTYPE)) bus_in

Observed bus transactions of type BUSTYPE are received from this port and processed.

For each incoming transaction, the predictor will attempt to get the register or memory handle corresponding to the observed bus address.

If there is a match, the predictor calls the register or memory's predict method, passing in the observed bus data. The register or memory mirror will be updated with this data, subject to its configured access behavior--RW, RO, WO, etc. The predictor will also convert the bus transaction to a generic uvm\_reg\_item and send it out the *reg\_ap* analysis port.

If the register is wider than the bus, the predictor will collect the multiple bus transactions needed to determine the value being read or written.

#### reg\_ap

uvm\_analysis\_port #(uvm\_reg\_item) reg\_ap

Analysis output port that publishes uvm\_reg\_item transactions converted from bus transactions received on *bus\_in*.

#### map

uvm\_reg\_map map

The map used to convert a bus address to the corresponding register or memory handle. Must be configured before the run phase.

#### adapter

uvm	rea	adapter	adapter
-----	-----	---------	---------

The adapter used to convey the parameters of a bus operation in terms of a canonical uvm\_reg\_bus\_op datum. The *adapter* must be configured before the run phase.

## **M**ETHODS

# new function new (string name, uvm\_component parent)

Create a new instance of this type, giving it the optional *name* and *parent*.

#### pre\_predict

virtual function void pre\_predict(uvm\_reg\_item rw)

Override this method to change the value or re-direct the target register

#### check\_phase

virtual function void check\_phase(uvm\_phase phase)

Checks that no pending register transactions are still enqueued.

# uvm\_reg\_backdoor

Base class for user-defined back-door register and memory access.

This class can be extended by users to provide user-specific back-door access to registers and memories that are not implemented in pure SystemVerilog or that are not accessible using the default DPI backdoor mechanism.

uvm_reg_back	door
Base class for user-de	efined back-door register and memory access.
CLASS HIERARCHY	
uvm_void	
uvm object	
uvm_reg_bac	ckdoor
CLASS DECLARATION	
class uvm_re	g_backdoor extends uvm_object
Methods	
new	Create an instance of this class
do_pre_read	Execute the pre-read callbacks
do_post_read	Execute the post-read callbacks
do_post_read do_pre_write	Execute the post-read callbacks Execute the pre-write callbacks
do_post_read do_pre_write do_post_write	Execute the post-read callbacks Execute the pre-write callbacks Execute the post-write callbacks
do_post_read do_pre_write	Execute the post-read callbacks Execute the pre-write callbacks Execute the post-write callbacks User-defined backdoor write operation.
do_post_read do_pre_write do_post_write write read	Execute the post-read callbacks Execute the pre-write callbacks Execute the post-write callbacks User-defined backdoor write operation. User-defined backdoor read operation.
do_post_read do_pre_write do_post_write write read read_func	Execute the post-read callbacks Execute the pre-write callbacks Execute the post-write callbacks User-defined backdoor write operation. User-defined backdoor read operation. User-defined backdoor read operation.
do_post_read do_pre_write do_post_write write read read_func is_auto_updated	Execute the post-read callbacks Execute the pre-write callbacks Execute the post-write callbacks User-defined backdoor write operation. User-defined backdoor read operation. User-defined backdoor read operation. Indicates if wait_for_change() method is implemented
do_post_read do_pre_write do_post_write write read read_func	<ul> <li>Execute the post-read callbacks</li> <li>Execute the pre-write callbacks</li> <li>Execute the post-write callbacks</li> <li>User-defined backdoor write operation.</li> <li>User-defined backdoor read operation.</li> <li>User-defined backdoor read operation.</li> <li>Indicates if wait_for_change() method is implemented</li> <li>Wait for a change in the value of the register or memory</li> </ul>
do_post_read do_pre_write do_post_write write read read_func is_auto_updated wait_for_change	<ul> <li>Execute the post-read callbacks</li> <li>Execute the pre-write callbacks</li> <li>Execute the post-write callbacks</li> <li>User-defined backdoor write operation.</li> <li>User-defined backdoor read operation.</li> <li>User-defined backdoor read operation.</li> <li>Indicates if wait_for_change() method is implemented</li> <li>Wait for a change in the value of the register or memory element in the DUT.</li> </ul>
do_post_read do_pre_write do_post_write write read read_func is_auto_updated wait_for_change pre_read	<ul> <li>Execute the post-read callbacks</li> <li>Execute the pre-write callbacks</li> <li>Execute the post-write callbacks</li> <li>User-defined backdoor write operation.</li> <li>User-defined backdoor read operation.</li> <li>User-defined backdoor read operation.</li> <li>Indicates if wait_for_change() method is implemented</li> <li>Wait for a change in the value of the register or memory element in the DUT.</li> <li>Called before user-defined backdoor register read.</li> </ul>
do_post_read do_pre_write do_post_write write read read_func is_auto_updated wait_for_change pre_read post_read	<ul> <li>Execute the post-read callbacks</li> <li>Execute the pre-write callbacks</li> <li>Execute the post-write callbacks</li> <li>User-defined backdoor write operation.</li> <li>User-defined backdoor read operation.</li> <li>User-defined backdoor read operation.</li> <li>Indicates if wait_for_change() method is implemented</li> <li>Wait for a change in the value of the register or memory element in the DUT.</li> <li>Called before user-defined backdoor register read.</li> <li>Called after user-defined backdoor register read.</li> </ul>
do_post_read do_pre_write do_post_write write read read_func is_auto_updated wait_for_change pre_read	<ul> <li>Execute the post-read callbacks</li> <li>Execute the pre-write callbacks</li> <li>Execute the post-write callbacks</li> <li>User-defined backdoor write operation.</li> <li>User-defined backdoor read operation.</li> <li>User-defined backdoor read operation.</li> <li>Indicates if wait_for_change() method is implemented</li> <li>Wait for a change in the value of the register or memory element in the DUT.</li> <li>Called before user-defined backdoor register read.</li> </ul>

# **M**ETHODS

#### new

function new(string name = "")

Create an instance of this class

Create an instance of the user-defined backdoor class for the specified register or memory

## do\_pre\_read

protected task do\_pre\_read(uvm\_reg\_item rw)

Execute the pre-read callbacks

This method *must* be called as the first statement in a user extension of the read() method.

#### do\_post\_read

protected task do\_post\_read(uvm\_reg\_item rw)

Execute the post-read callbacks

This method *must* be called as the last statement in a user extension of the read() method.

#### do\_pre\_write

```
protected task do_pre_write(uvm_reg_item rw)
```

Execute the pre-write callbacks

This method *must* be called as the first statement in a user extension of the write() method.

#### do\_post\_write

```
protected task do_post_write(uvm_reg_item rw)
```

Execute the post-write callbacks

This method *must* be called as the last statement in a user extension of the write() method.

#### write

```
virtual task write(uvm_reg_item rw)
```

User-defined backdoor write operation.

Call do\_pre\_write(). Deposit the specified value in the specified register HDL implementation. Call do\_post\_write(). Returns an indication of the success of the operation.

#### read

virtual task read(uvm\_reg\_item rw)

User-defined backdoor read operation.

Overload this method only if the backdoor requires the use of task.

Call do\_pre\_read(). Peek the current value of the specified HDL implementation. Call do\_post\_read(). Returns the current value and an indication of the success of the

operation.

```
By default, calls read_func().
```

#### read\_func

virtual function void read\_func(uvm\_reg\_item rw)

User-defined backdoor read operation.

Peek the current value in the HDL implementation. Returns the current value and an indication of the success of the operation.

#### is\_auto\_updated

virtual function bit is\_auto\_updated(uvm\_reg\_field field)

Indicates if wait\_for\_change() method is implemented

Implement to return TRUE if and only if wait\_for\_change() is implemented to watch for changes in the HDL implementation of the specified field

#### wait\_for\_change

virtual local task wait\_for\_change(uvm\_object element)

Wait for a change in the value of the register or memory element in the DUT.

When this method returns, the mirror value for the register corresponding to this instance of the backdoor class will be updated via a backdoor read operation.

#### pre\_read

```
virtual task pre_read(uvm_reg_item rw)
```

Called before user-defined backdoor register read.

The registered callback methods are invoked after the invocation of this method.

#### post\_read

virtual task post\_read(uvm\_reg\_item rw)

Called after user-defined backdoor register read.

The registered callback methods are invoked before the invocation of this method.

#### pre\_write

virtual task pre\_write(uvm\_reg\_item rw)

Called before user-defined backdoor register write.

The registered callback methods are invoked after the invocation of this method. The written value, if modified, modifies the actual value that will be written.

# post\_write

virtual task post\_write(uvm\_reg\_item rw)

Called after user-defined backdoor register write.

The registered callback methods are invoked before the invocation of this method.

# UVM HDL Backdoor Access support routines.

These routines provide an interface to the DPI/PLI implementation of backdoor access used by registers.

If you DON'T want to use the DPI HDL API, then compile your SystemVerilog code with the vlog switch

vlog ... +define+UVM\_HDL\_NO\_DPI ...

#### Summary

UVM HDL Backdoor Access support routines.				
These routines provide an interface to the DPI/PLI implementation of backdoor access used by registers.				
Variables				
UVM_HDL_MAX_WIDTH	Sets the maximum size bit vector for backdoor access.			
Methods				
uvm_hdl_check_path	Checks that the given HDL path exists.			
uvm_hdl_deposit	Sets the given HDL <i>path</i> to the specified <i>value</i> .			
uvm_hdl_force	Forces the value on the given path.			
uvm_hdl_force_time	Forces the <i>value</i> on the given <i>path</i> for the specified amount of <i>force_time</i> .			
uvm_hdl_release_and_read	Releases a value previously set with uvm_hdl_force.			
uvm_hdl_release	Releases a value previously set with uvm_hdl_force.			
uvm_hdl_read()	Gets the value at the given <i>path</i> .			

# VARIABLES

#### UVM\_HDL\_MAX\_WIDTH

parameter int UVM\_HDL\_MAX\_WIDTH = `UVM\_HDL\_MAX\_WIDTH

Sets the maximum size bit vector for backdoor access. This parameter will be looked up by the DPI-C code using: vpi\_handle\_by\_name( "uvm\_pkg::UVM\_HDL\_MAX\_WIDTH", 0);

# **M**ETHODS

# uvm\_hdl\_check\_path

import "DPI-C" function int uvm\_hdl\_check\_path(string path)

Checks that the given HDL *path* exists. Returns 0 if NOT found, 1 otherwise.

#### uvm\_hdl\_deposit

Sets the given HDL *path* to the specified *value*. Returns 1 if the call succeeded, 0 otherwise.

#### uvm\_hdl\_force

Forces the *value* on the given *path*. Returns 1 if the call succeeded, 0 otherwise.

#### uvm\_hdl\_force\_time

<pre>task uvm_hdl_force_time(string path,</pre>
uvm_hdl_data_t value,
time force_time = )

Forces the *value* on the given *path* for the specified amount of *force\_time*. If *force\_time* is 0, uvm\_hdl\_deposit is called. Returns 1 if the call succeeded, 0 otherwise.

#### uvm\_hdl\_release\_and\_read

Releases a value previously set with uvm\_hdl\_force. Returns 1 if the call succeeded, 0 otherwise. *value* is set to the HDL value after the release. For 'reg', the value will still be the forced value until it has bee procedurally reassigned. For 'wire', the value will change immediately to the resolved value of its continuous drivers, if any. If none, its value remains as forced until the next direct assignment.

#### uvm\_hdl\_release

import "DPI-C" function int uvm\_hdl\_release(string path)

Releases a value previously set with uvm\_hdl\_force. Returns 1 if the call succeeded, 0 otherwise.

## uvm\_hdl\_read()

import	"DPI-C"	function	int	uvm_hd]	read(		string		path,
						output	uvm_hdl_	_data_t	value)

Gets the value at the given *path*. Returns 1 if the call succeeded, 0 otherwise.

# uvm\_reg\_mem\_built\_in\_seq

Sequence that executes a user-defined selection of pre-defined register and memory test sequences.

#### Summary

uvm_reg_mem_built_in_seq						
	Sequence that executes a user-defined selection of pre-defined register and memory test sequences.					
CLASS HIERARG	CLASS HIERARCHY					
uvm_re	g_sequence#(uvm_sequence#(uvm_reg_item))					
uvm_re	uvm_reg_mem_built_in_seq					
class u	CLASS DECLARATION class uvm_reg_mem_built_in_seq extends uvm_reg_sequence					
#( uvm_ )	_sequence #(uvm_reg_item)					
VARIABLES						
model	The block to be tested.					
tests	The pre-defined test sequences to be executed.					
<b>Метнодs</b> body	Executes any or all the built-in register and memory sequences.					

# VARIABLES

## model

The block to be tested. Declared in the base class.

uvm\_reg\_block model;

#### tests

bit [63:0] tests = UVM\_DO\_ALL\_REG\_MEM\_TESTS

The pre-defined test sequences to be executed.

# **M**ETHODS

#### body

Executes any or all the built-in register and memory sequences. Do not call directly. Use seq.start() instead.

Test the hard reset values of registers

The test sequence performs the following steps


1. resets the DUT and the block abstraction class associated with this sequence.

2. reads all of the registers in the block, via all of the available address maps, comparing the value read with the expected reset value.

If bit-type resource named "NO\_REG\_TESTS" or "NO\_REG\_HW\_RESET\_TEST" in the "REG::" namespace matches the full name of the block or register, the block or register is not tested.

This is usually the first test executed on any DUT.

### Summary



# VARIABLES

#### model

The block to be tested. Declared in the base class.

uvm\_reg\_block model;

# body

virtual task body()

Executes the Hardware Reset sequence. Do not call directly. Use seq.start() instead.

# **M**ETHODS

#### reset\_blk

virtual task reset\_blk(uvm\_reg\_block blk)

Reset the DUT that corresponds to the specified block abstraction class.

Currently empty. Will rollback the environment's phase to the *reset* phase once the new phasing is available.

In the meantime, the DUT should be reset before executing this test sequence or this method should be implemented in an extension to reset the DUT.

This section defines classes that test individual bits of the registers defined in a register model.

# Contents

Bit Bashing Test Sequences	This section defines classes that test individual bits of the registers defined in a register model.
uvm_reg_single_bit_bash_seq	Verify the implementation of a single register by attempting to write 1's and 0's to every bit in it, via every address map in which the register is mapped, making sure that the resulting value matches the mirrored value.
uvm_reg_bit_bash_seq	Verify the implementation of all registers in a block by executing the uvm_reg_single_bit_bash_seq sequence on it.

# uvm\_reg\_single\_bit\_bash\_seq

Verify the implementation of a single register by attempting to write 1's and 0's to every bit in it, via every address map in which the register is mapped, making sure that the resulting value matches the mirrored value.

If bit-type resource named "NO\_REG\_TESTS" or "NO\_REG\_BIT\_BASH\_TEST" in the "REG::" namespace matches the full name of the register, the register is not tested.

Registers that contain fields with unknown access policies cannot be tested.

The DUT should be idle and not modify any register durign this test.

# Summary

```
      uvm_reg_single_bit_bash_seq

      Verify the implementation of a single register by attempting to write 1's and 0's to every bit in it, via every address map in which the register is mapped, making sure that the resulting value matches the mirrored value.

      CLASS HIERARCHY

      uvm_reg_sequence#(uvm_sequence#(uvm_reg_item))

      uvm_reg_single_bit_bash_seq
```

#### **CLASS DECLARATION**

```
class uvm_reg_single_bit_bash_seq extends
uvm_reg_sequence #(
    uvm_sequence #(uvm_reg_item)
)
```

rg

uvm\_reg rg

The register to be tested

# uvm\_reg\_bit\_bash\_seq

Verify the implementation of all registers in a block by executing the uvm\_reg\_single\_bit\_bash\_seq sequence on it.

If bit-type resource named "NO\_REG\_TESTS" or "NO\_REG\_BIT\_BASH\_TEST" in the "REG::" namespace matches the full name of the block, the block is not tested.

# Summary

uviii_ieg	_bit_bash_seq
	lementation of all registers in a block by executing the le_bit_bash_seq sequence on it.
CLASS HIERAR	СНҮ
uvm_re	g_sequence#(uvm_sequence#(uvm_reg_item))
uvm_r	eg_bit_bash_seq
-	
uvm_ )	uvm_reg_bit_bash_seq extends uvm_reg_sequence #( _sequence #(uvm_reg_item)
uvm	_sequence #(uvm_reg_item)
uvm) Variables model	_sequence #(uvm_reg_item)
Variables model reg_seq	_sequence #(uvm_reg_item)
VARIABLES model reg_seq METHODS	_sequence #(uvm_reg_item) The block to be tested. The sequence used to test one register

## model

The block to be tested. Declared in the base class.

uvm\_reg\_block model;

#### reg\_seq

protected uvm\_reg\_single\_bit\_bash\_seq reg\_seq

The sequence used to test one register

# **M**ETHODS

# body

virtual task body()

Executes the Register Bit Bash sequence. Do not call directly. Use seq.start() instead.

#### do\_block

protected virtual task do\_block(uvm\_reg\_block blk)

Test all of the registers in a a given *block* 

#### reset\_blk

virtual task reset\_blk(uvm\_reg\_block blk)

Reset the DUT that corresponds to the specified block abstraction class.

Currently empty. Will rollback the environment's phase to the *reset* phase once the new phasing is available.

In the meantime, the DUT should be reset before executing this test sequence or this method should be implemented in an extension to reset the DUT.

# **Register Access Test Sequences**

This section defines sequences that test DUT register access via the available frontdoor and backdoor paths defined in the provided register model.

## Contents

Register Access Test Sequences	This section defines sequences that test DUT register access via the available frontdoor and backdoor paths defined in the provided register model.
uvm_reg_single_access_seq	Verify the accessibility of a register by writing through its default address map then reading it via the backdoor, then reversing the process, making sure that the resulting value matches the mirrored value.
uvm_reg_access_seq	Verify the accessibility of all registers in a block by executing the uvm_reg_single_access_seq sequence on every register within it.
uvm_reg_mem_access_seq	Verify the accessibility of all registers and memories in a block by executing the uvm_reg_access_seq and uvm_mem_access_seq sequence respectively on every register and memory within it.

# uvm\_reg\_single\_access\_seq

Verify the accessibility of a register by writing through its default address map then reading it via the backdoor, then reversing the process, making sure that the resulting value matches the mirrored value.

If bit-type resource named "NO\_REG\_TESTS" or "NO\_REG\_ACCESS\_TEST" in the "REG::" namespace matches the full name of the register, the register is not tested.

Registers without an available backdoor or that contain read-only fields only, or fields with unknown access policies cannot be tested.

The DUT should be idle and not modify any register during this test.

# Summary uvm\_reg\_single\_access\_seq Verify the accessibility of a register by writing through its default address map then reading it via the backdoor, then reversing the process, making sure that the resulting value matches the mirrored value. **CLASS HIERARCHY** uvm reg sequence#(uvm sequence#(uvm reg item))



rg
uvm_reg rg

The register to be tested

# uvm\_reg\_access\_seq

Verify the accessibility of all registers in a block by executing the uvm\_reg\_single\_access\_seq sequence on every register within it.

If bit-type resource named "NO\_REG\_TESTS" or "NO\_REG\_ACCESS\_TEST" in the "REG::" namespace matches the full name of the block, the block is not tested.

# Summary

uvm_reg_a	access_seq
Verify the acces	sibility of all registers in a block by executing theaccess_seq sequence on every register within it.
CLASS HIERARCH	
uvm_reg	_sequence#(uvm_sequence#(uvm_reg_item))
uvm_rec	_access_seq
CLASS DECLARAT	ION
	<pre>rm_reg_access_seq extends uvm_reg_sequence #( sequence #(uvm_reg_item)</pre>
VARIABLES	
model	The block to be tested.
reg_seq	The sequence used to test one register
METHODS	

body	Executes the Register Access sequence.
do_block	Test all of the registers in a block
reset_blk	Reset the DUT that corresponds to the specified block abstraction class.

## model

The block to be tested. Declared in the base class.

uvm\_reg\_block model;

#### reg\_seq

protected uvm\_reg\_single\_access\_seq reg\_seq

The sequence used to test one register

# METHODS

## body

	virtual	task	body()
--	---------	------	--------

Executes the Register Access sequence. Do not call directly. Use seq.start() instead.

# do\_block

protected virtual task do\_block(uvm\_reg\_block blk)

Test all of the registers in a block

## reset\_blk

virtual task reset\_blk(uvm\_reg\_block blk)

Reset the DUT that corresponds to the specified block abstraction class.

Currently empty. Will rollback the environment's phase to the *reset* phase once the new phasing is available.

In the meantime, the DUT should be reset before executing this test sequence or this method should be implemented in an extension to reset the DUT.

# uvm\_reg\_mem\_access\_seq

Verify the accessibility of all registers and memories in a block by executing the uvm\_reg\_access\_seq and uvm\_mem\_access\_seq sequence respectively on every register and memory within it.

Blocks and registers with the NO\_REG\_TESTS or the NO\_REG\_ACCESS\_TEST attribute are not verified.

#### **Summary**

## uvm\_reg\_mem\_access\_seq

Verify the accessibility of all registers and memories in a block by executing the <a href="https://www.reg\_access\_seq">www\_reg\_access\_seq</a> and <a href="https://www.www.uvm\_mem\_access\_seq">www\_reg\_access\_seq</a> and <a href="https://www.uvm\_mem\_access\_seq">www\_reg\_access\_seq</a> and <a href="https://www.uvm\_mem\_access\_seq">www.uvm\_mem\_access\_seq</a> sequence respectively on every register and memory within it.

#### **CLASS HIERARCHY**

uvm\_reg\_sequence#(uvm\_sequence#(uvm\_reg\_item))

uvm\_reg\_mem\_access\_seq

#### **CLASS DECLARATION**

class uvm\_reg\_mem\_access\_seq extends uvm\_reg\_sequence #(
 uvm\_sequence #(uvm\_reg\_item)
)

# Shared Register and Memory Access Test Sequences

This section defines sequences for testing registers and memories that are shared between two or more physical interfaces, i.e. are associated with more than one uvm\_reg\_map instance.

## Contents

Shared Register and Memory Access Test Sequences	This section defines sequences for testing registers and memories that are shared between two or more physical interfaces, i.e.
uvm_reg_shared_access_seq	Verify the accessibility of a shared register by writing through each address map then reading it via every other address maps in which the register is readable and the backdoor, making sure that the resulting value matches the mirrored value.
uvm_mem_shared_access_seq	Verify the accessibility of a shared memory by writing through each address map then reading it via every other address maps in which the memory is readable and the backdoor, making sure that the resulting value matches the written value.
uvm_reg_mem_shared_access_seq	Verify the accessibility of all shared registers and memories in a block by executing the uvm_reg_shared_access_seq and uvm_mem_shared_access_seq sequence respectively on every register and memory within it.

# uvm\_reg\_shared\_access\_seq

Verify the accessibility of a shared register by writing through each address map then reading it via every other address maps in which the register is readable and the backdoor, making sure that the resulting value matches the mirrored value.

If bit-type resource named "NO\_REG\_TESTS" or "NO\_REG\_SHARED\_ACCESS\_TEST" in the "REG::" namespace matches the full name of the register, the register is not tested.


Registers that contain fields with unknown access policies cannot be tested.

The DUT should be idle and not modify any register during this test.

# Summary

# uvm\_reg\_shared\_access\_seq

Verify the accessibility of a shared register by writing through each address map



The register to be tested

# uvm\_mem\_shared\_access\_seq


Verify the accessibility of a shared memory by writing through each address map then reading it via every other address maps in which the memory is readable and the backdoor, making sure that the resulting value matches the written value.

```
If bit-type resource named "NO_REG_TESTS", "NO_MEM_TESTS", "NO_REG_SHARED_ACCESS_TEST" or "NO_MEM_SHARED_ACCESS_TEST" in the "REG::" namespace matches the full name of the memory, the memory is not tested.
```

The DUT should be idle and not modify the memory during this test.

# Summary

# uvm\_mem\_shared\_access\_seq Verify the accessibility of a shared memory by writing through each address map then reading it via every other address maps in which the memory is readable and the backdoor, making sure that the resulting value matches the written value. CLASS HIERARCHY uvm reg sequence#(uvm sequence#(uvm reg item))



#### mem

uvm\_mem mem

The memory to be tested


# uvm\_reg\_mem\_shared\_access\_seq

Verify the accessibility of all shared registers and memories in a block by executing the uvm\_reg\_shared\_access\_seq and uvm\_mem\_shared\_access\_seq sequence respectively on every register and memory within it.

If bit-type resource named "NO\_REG\_TESTS", "NO\_MEM\_TESTS", "NO\_REG\_SHARED\_ACCESS\_TEST" or "NO\_MEM\_SHARED\_ACCESS\_TEST" in the "REG::" namespace matches the full name of the block, the block is not tested.

```
uvm_resource_db#(bit)::set({"REG::",regmodel.blk.get_full_name(),".*"},
"NO_REG_TESTS", 1, this);
```

# Summary



VARIABLES	
model	The block to be tested
reg_seq	The sequence used to test one register
mem_seq	The sequence used to test one memory
METHODS	
body	Executes the Shared Register and Memory sequence
do_block	Test all of the registers and memories in a block
reset_blk	Reset the DUT that corresponds to the specified block abstraction class.

## model

#### The block to be tested

uvm\_reg\_block model;

#### reg\_seq

protected uvm\_reg\_shared\_access\_seq reg\_seq

The sequence used to test one register

#### mem\_seq

protected uvm\_mem\_shared\_access\_seq mem\_seq

The sequence used to test one memory

# METHODS

## body

virtual task body()

Executes the Shared Register and Memory sequence

# do\_block

protected virtual task do\_block(uvm\_reg\_block blk)

Test all of the registers and memories in a block

virtual task reset\_blk(uvm\_reg\_block blk)

Reset the DUT that corresponds to the specified block abstraction class.

Currently empty. Will rollback the environment's phase to the *reset* phase once the new phasing is available.

In the meantime, the DUT should be reset before executing this test sequence or this method should be implemented in an extension to reset the DUT.

## Contents

Memory Access Test Sequence	
uvm_mem_single_access_seq	Verify the accessibility of a memory by writing through its default address map then reading it via the backdoor, then reversing the process, making sure that the resulting value matches the written value.
uvm_mem_access_seq	Verify the accessibility of all memories in a block by executing the uvm_mem_single_access_seq sequence on every memory within it.

# uvm\_mem\_single\_access\_seq

Verify the accessibility of a memory by writing through its default address map then reading it via the backdoor, then reversing the process, making sure that the resulting value matches the written value.

If bit-type resource named "NO\_REG\_TESTS", "NO\_MEM\_TESTS", or "NO\_MEM\_ACCESS\_TEST" in the "REG::" namespace matches the full name of the memory, the memory is not tested.

Memories without an available backdoor cannot be tested.

The DUT should be idle and not modify the memory during this test.

## Summary

```
uvm_mem_single_access_seq
Verify the accessibility of a memory by writing through its default address map
then reading it via the backdoor, then reversing the process, making sure that
the resulting value matches the written value.
CLASS HIERARCHY
    uvm_reg_sequence#(uvm_sequence#(uvm_reg_item))
    uvm_mem_single_access_seq
CLASS DECLARATION
    class uvm_mem_single_access_seq extends uvm_reg_sequence
#( uvm_sequence #(uvm_reg_item)
    )
```

VARIABLES

#### mem

uvm\_mem mem

The memory to be tested

# uvm\_mem\_access\_seq

Verify the accessibility of all memories in a block by executing the uvm\_mem\_single\_access\_seq sequence on every memory within it.

If bit-type resource named "NO\_REG\_TESTS", "NO\_MEM\_TESTS", or "NO\_MEM\_ACCESS\_TEST" in the "REG::" namespace matches the full name of the block, the block is not tested.

#### Summary

•	_access_seq
	le_access_seq sequence on every memory within it.
LASS HIERARCI	IY
uvm_reg	_sequence#(uvm_sequence#(uvm_reg_item))
uvm m	em_access_seq
)	sequence #(uvm_reg_item)
ARIABLES	
ARIABLES model	The block to be tested.
ANIADELO	The block to be tested. The sequence used to test one memory
model mem_seq	
model mem_seq	
model mem_seq Іетнорs	The sequence used to test one memory Execute the Memory Access sequence.

## model

The block to be tested. Declared in the base class.

uvm\_reg\_block model;

#### mem\_seq

protected uvm\_mem\_single\_access\_seq mem\_seq

The sequence used to test one memory

# **M**ETHODS

## body

virtual task body()

Execute the Memory Access sequence. Do not call directly. Use seq.start() instead.

#### do\_block

protected virtual task do\_block(uvm\_reg\_block blk)

Test all of the memories in a given *block* 

#### reset\_blk

virtual task reset\_blk(uvm\_reg\_block blk)

Reset the DUT that corresponds to the specified block abstraction class.

Currently empty. Will rollback the environment's phase to the *reset* phase once the new phasing is available.

In the meantime, the DUT should be reset before executing this test sequence or this method should be implemented in an extension to reset the DUT.

This section defines sequences for applying a "walking-ones" algorithm on one or more memories.

# Contents

Memory Walking-Ones Test Sequences	This section defines sequences for applying a "walking-ones" algorithm on one or more memories.
uvm_mem_single_walk_seq	Runs the walking-ones algorithm on the memory given by the mem property, which must be assigned prior to starting this sequence.
uvm_mem_walk_seq	Verifies the all memories in a block by executing the uvm_mem_single_walk_seq sequence on every memory within it.

# uvm\_mem\_single\_walk\_seq


Runs the walking-ones algorithm on the memory given by the mem property, which must be assigned prior to starting this sequence.

If bit-type resource named "NO\_REG\_TESTS", "NO\_MEM\_TESTS", or "NO\_MEM\_WALK\_TEST" in the "REG::" namespace matches the full name of the memory, the memory is not tested.

The walking ones algorithm is performed for each map in which the memory is defined.

```
for (k = 0 thru memsize-1)
write addr=k data=~k
if (k > 0) {
   read addr=k-1, expect data=~(k-1)
   write addr=k-1 data=k-1
   if (k == last addr)
       read addr=k, expect data=~k
```

# Summary



class uvm_mem_s	ingle_walk_seq	extends ı	uvm_reg_sequence	#(
uvm_sequence	#(uvm_reg_item	n )		

,	
VARIABLES	
mem	The memory to test; must be assigned prior to starting sequence.
METHODS	
new	Creates a new instance of the class with the given name.
body	Performs the walking-ones algorithm on each map of the memory specifed in mem.

#### mem

uvm\_mem mem

The memory to test; must be assigned prior to starting sequence.

# **M**ETHODS

#### new

function new(string name = "uvm\_mem\_walk\_seq")

Creates a new instance of the class with the given name.

#### body

virtual task body()

Performs the walking-ones algorithm on each map of the memory specifed in mem.

# uvm\_mem\_walk\_seq

Verifies the all memories in a block by executing the uvm\_mem\_single\_walk\_seq sequence on every memory within it.

If bit-type resource named "NO\_REG\_TESTS", "NO\_MEM\_TESTS", or "NO\_MEM\_WALK\_TEST" in the "REG::" namespace matches the full name of the block, the block is not tested.

# **Summary**

ifies the all memories in a block by executing the uvm_mem_single_walk_se juence on every memory within it.	
quence on e	very memory within it.
LASS HIERARC	CHY
uvm_reg	g_sequence#(uvm_sequence#(uvm_reg_item))
uvm m	em_walk_seq
LASS DECLARA	TION
class u	<pre>uvm_mem_walk_seq extends uvm_reg_sequence #(</pre>
class u	
class u	<pre>uvm_mem_walk_seq extends uvm_reg_sequence #(</pre>
class u uvm_ )	<pre>uvm_mem_walk_seq extends uvm_reg_sequence #(</pre>
class u uvm_ )	<pre>uvm_mem_walk_seq extends uvm_reg_sequence #(</pre>
class u	<pre>uvm_mem_walk_seq extends uvm_reg_sequence #(</pre>
class u uvm_ ) ARIABLES model	<pre>uvm_mem_walk_seq extends uvm_reg_sequence #( _sequence #(uvm_reg_item) The block to be tested.</pre>
class u uvm_ ) ARIABLES model mem_seq	uvm_mem_walk_seq extends uvm_reg_sequence #( _sequence #(uvm_reg_item)
class u uvm_ ) ARIABLES model	<pre>uvm_mem_walk_seq extends uvm_reg_sequence #( _sequence #(uvm_reg_item) The block to be tested.</pre>
class u uvm_ ) ARIABLES model mem_seq IETHODS	The block to be tested. The sequence used to test one memory
class u uvm_ ) ARIABLES model mem_seq IETHODS body	The block to be tested. The sequence used to test one memory Executes the mem walk sequence, one block at a time.
class u uvm_ ) ARIABLES model mem_seq letHoDS body do_block	The block to be tested. The sequence used to test one memory Executes the mem walk sequence, one block at a time. Test all of the memories in a given block
class u uvm_ ) ARIABLES model mem_seq IETHODS	The block to be tested. The sequence used to test one memory Executes the mem walk sequence, one block at a time.

# VARIABLES

## model

The block to be tested. Declared in the base class.

uvm\_reg\_block model;

#### mem\_seq

protected uvm\_mem\_single\_walk\_seq mem\_seq

The sequence used to test one memory

# METHODS

# body

virtual task body()

Executes the mem walk sequence, one block at a time. Do not call directly. Use seq.start() instead.

## do\_block

protected virtual task do\_block(uvm\_reg\_block blk)

Test all of the memories in a given *block* 

## reset\_blk

virtual task reset\_blk(uvm\_reg\_block blk)

Reset the DUT that corresponds to the specified block abstraction class.

Currently empty. Will rollback the environment's phase to the *reset* phase once the new phasing is available.

In the meantime, the DUT should be reset before executing this test sequence or this method should be implemented in an extension to reset the DUT.

## Summary

**HDL Paths Checking Test Sequence** 

# uvm\_reg\_mem\_hdl\_paths\_seq

Verify the correctness of HDL paths specified for registers and memories.

This sequence is be used to check that the specified backdoor paths are indeed accessible by the simulator. By default, the check is performed for the default design abstraction. If the simulation contains multiple models of the DUT, HDL paths for multiple design abstractions can be checked.

If a path is not accessible by the simulator, it cannot be used for read/write backdoor accesses. In that case a warning is produced. A simulator may have finer-grained access permissions such as separate read or write permissions. These extra access permissions are NOT checked.

The test is performed in zero time and does not require any reads/writes to/from the DUT.

# Summary

# 

# VARIABLES

## abstractions

If set, check the HDL paths for the specified design abstractions. If empty, check the HDL path for the default design abstraction, as specified with uvm\_reg\_block::set\_default\_hdl\_path()

# **Command Line Processor Class**

This class provides a general interface to the command line arguments that were provided for the given simulation. Users can retrieve the complete arguments using methods such as *get\_args()* and *get\_arg\_matches()* but also retrieve the suffixes of arguments using *get\_arg\_values()*.

The uvm\_cmdline\_processor class also provides support for setting various UVM variables from the command line such as components' verbosities and configuration settings for integral types and strings. Command line arguments that are in uppercase should only have one setting to invocation. Command line arguments that in lowercase can have multiple settings per invocation.

All of these capablities are described in the uvm\_cmdline\_processor section.

# Summary

#### **Command Line Processor Class**

This class provides a general interface to the command line arguments that were provided for the given simulation.

# uvm\_cmdline\_processor

This class provides an interface to the command line arguments that were provided for the given simulation. The class is intended to be used as a singleton, but that isn't required. The generation of the data structures which hold the command line argument information happens during construction of the class object. A global variable called *uvm\_cmdline\_proc* is created at initialization time and may be used to access command line information.

The uvm\_cmdline\_processor class also provides support for setting various UVM variables from the command line such as components' verbosities and configuration settings for integral types and strings. Each of these capablities is described in the Built-in UVM Aware Command Line Arguments section.

#### Summary

· · · · · · · · · · · · · · · · · · ·	ne command line arguments that were provided for the given simulation.
CLASS HIERARCHY	
uvm_void	
uvm_object	
uvm_report_object	
uvm_cmdline_processor	
Class Declaration	ssor extends uvm_report_object
SINGLETON	
get_inst	Returns the singleton instance of the UVM command line processor.
BASIC ARGUMENTS	
get_args	This function returns a queue with all of the command line arguments that were used to start the simulation.
get_plusargs	This function returns a queue with all of the plus arguments that were used to start the simulation.
get_uvmargs	This function returns a queue with all of the uv m arguments that were used to start the simulation.
get_arg_matches	This function loads a queue with all of the arguments that match the input expression and returns the number of items that matched.
Argument Values	
get_arg_value	This function finds the first argument which matches the <i>match</i> arg and returns the suffix of the argument.
get_arg_values	This function finds all the arguments which matches the <i>match</i> arg and returns the suffix of the arguments in a list of values.
TOOL INFORMATION	
get_tool_name	Returns the simulation tool that is executing the similation.
get_tool_version	Returns the version of the simulation tool that is executing the similation
COMMAND LINE DEBUG +UVM_DUMP_CMDLINE_ARGS	+UVM_DUMP_CMDLINE_ARGS allows the user to dump all command li arguments to the reporting mechanism.
BUILT-IN UVM AWARE COMMAND	
LINE ARGUMENTS +UVM TESTNAME	+UVM_TESTNAME= <class name=""> allows the user to specify which</class>
	+UVIVI IESTIVAIVE= <ciass name=""> ANOUS THE USER TO SDECITY WHICH</ciass>

+UVM_VERBOSITY	+UVM_VERBOSITY= <verbosity> allows the user to specify the initial verbosity for all components.</verbosity>
+uvm_set_verbosity	+uvm_set_verbosity= <comp>,<id>,<verbosity>,<phase> and +uvm_set_verbosity=<comp>,<id>,<verbosity>,time,<time> allow the users to manipulate the verbosity of specific components at specific phases (and times during the "run" phases) of the simulation.</time></verbosity></id></comp></phase></verbosity></id></comp>
+uvm_set_action	+uvm_set_action= <comp>,<id>,<severity>,<action> provides the equivalent of various uvm_report_object's set_report_*_action APIs.</action></severity></id></comp>
+uvm_set_severity	+uvm_set_severity= <comp>,<id>,<current severity="">,<new severity=""> provides the equivalent of the various uvm_report_object's set_report_*_severity_override APIs.</new></current></id></comp>
+UVM_TIMEOUT	+UVM_TIMEOUT= <timeout>,<overridable> allows users to change the global timeout of the UVM framework.</overridable></timeout>
+UVM_MAX_QUIT_COUNT	+UVM_MAX_QUIT_COUNT= <count>,<overridable> allows users to change max quit count for the report server.</overridable></count>
+UVM_PHASE_TRACE	+UVM_PHASE_TRACE turns on tracing of phase executions.
+UVM_OBJECTION_TRACE	+UVM_OBJECTION_TRACE turns on tracing of pbjection activity.
+uvm_set_inst_override, +uvm_set_type_override	+uvm_set_inst_override= <req_type>,<override_type>,<full_inst_path> and</full_inst_path></override_type></req_type>
	+uvm_set_type_override= <req_type>,<override_type>[,<replace>] work like the name based overrides in the factory</replace></override_type></req_type>
	factory.set_inst_override_by_name() and factory.set_type_override_by_name().
+uvm_set_config_int, +uvm_set_config_string	+uvm_set_config_int= <comp>, <field>, <value> and +uvm_set_config_string=<comp>, <field>, <value> work like their procedural counterparts: set_config_int() and set_config_string().</value></field></comp></value></field></comp>

# **SINGLETON**

#### get\_inst

static function uvm\_cmdline\_processor get\_inst()

Returns the singleton instance of the UVM command line processor.

# **BASIC ARGUMENTS**

#### get\_args

```
function void get_args (output string args[$])
```

This function returns a queue with all of the command line arguments that were used to start the simulation. Note that element 0 of the array will always be the name of the executable which started the simulation.

# get\_plusargs

function void get\_plusargs (output string args[\$])

This function returns a queue with all of the plus arguments that were used to start the simulation. Plusarguments may be used by the simulator vendor, or may be specific to a company or individual user. Plusargs never have extra arguments (i.e. if there is a plusarg as the second argument on the command line, the third argument is unrelated); this is not necessarily the case with vendor specific dash arguments.

#### get\_uvmargs

This function returns a queue with all of the uvm arguments that were used to start the simulation. An UVM argument is taken to be any argument that starts with a - or + and uses the keyword UVM (case insensitive) as the first three letters of the argument.

#### get\_arg\_matches

This function loads a queue with all of the arguments that match the input expression and returns the number of items that matched. If the input expression is bracketed with //, then it is taken as an extended regular expression otherwise, it is taken as the beginning of an argument to match. For example:

```
string myargs[$]
initial begin
   void'(uvm_cmdline_proc.get_arg_matches("+foo",myargs)); //matches +foo,
+foobar
                                                                //doesn't
match +barfoo
   void'(uvm_cmdline_proc.get_arg_matches("/foo/",myargs)); //matches +foo,
+foobar,
                                                                 //foo.sv,
barfoo,
        etc.
   void'(uvm_cmdline_proc.get_arg_matches("/^foo.*\.sv",myargs)); //matches
foo.sv
                                                                        //and
foo123.sv,
                                                                        //not
barfoo.sv.
```

# **A**RGUMENT **V**ALUES

#### get\_arg\_value

This function finds the first argument which matches the *match* arg and returns the suffix of the argument. This is similar to the \$value\$plusargs system task, but does not take a formating string. The return value is the number of command line arguments that match the *match* string, and *value* is the value of the first match.

#### get\_arg\_values

This function finds all the arguments which matches the *match* arg and returns the suffix of the arguments in a list of values. The return value is the number of matches that were found (it is the same as values.size()). For example if +foo=1, yes, on +foo=5, no, off' was provided on the command line and the following code was executed:

The foo\_values queue would contain two entries. These entries are shown here:

- 0 "1,yes,on"
- 1 "5,no,off"

Splitting the resultant string is left to user but using the uvm\_split\_string() function is recommended.

# **T**OOL INFORMATION

# get\_tool\_name

```
function string get_tool_name ()
```

Returns the simulation tool that is executing the similation. This is a vendor specific string.

# get\_tool\_version

function string get\_tool\_version ()

Returns the version of the simulation tool that is executing the similation. This is a vendor specific string.

# COMMAND LINE DEBUG

# +UVM\_DUMP\_CMDLINE\_ARGS

+UVM\_DUMP\_CMDLINE\_ARGS allows the user to dump all command line arguments to the reporting mechanism. The output in is tree format.

# BUILT-IN UVM AWARE COMMAND LINE ARGUMENTS

# +UVM\_TESTNAME

+UVM\_TESTNAME = <class name> allows the user to specify which uvm\_test (or uvm\_component) should be created via the factory and cycled through the UVM phases. If multiple of these settings are provided, the first occurrence is used and a warning is issued for subsequent settings. For example:

```
<sim command> +UVM_TESTNAME=read_modify_write_test
```

#### +UVM\_VERBOSITY

+*UVM\_VERBOSITY*=<*verbosity*> allows the user to specify the initial verbosity for all components. If multiple of these settings are provided, the first occurrence is used and a warning is issued for subsequent settings. For example:

<sim command> +UVM\_VERBOSITY=UVM\_HIGH

#### +uvm\_set\_verbosity

+uvm\_set\_verbosity=<comp>, <id>, <verbosity>, <phase> and +uvm\_set\_verbosity=<comp>, <id>, <verbosity>, time, <time> allow the users to manipulate the verbosity of specific components at specific phases (and times during the "run" phases) of the simulation. The *id* argument can be either <u>ALL</u> for all IDs or a specific message id. Wildcarding is not supported for *id* due to performance concerns. Settings for non-"run" phases are executed in order of occurrence on the command line. Settings for "run" phases (times) are sorted by time and then executed in order of occurrence for settings of the same time. For example:

```
<sim command>
+uvm_set_verbosity=uvm_test_top.env0.agent1.*,_ALL_,UVM_FULL,time,800
```

#### +uvm\_set\_action

+*uvm\_set\_action*=<*comp*>,<*id*>,<*severity*>,<*action*> provides the equivalent of various uvm\_report\_object's set\_report\_\*\_action APIs. The special keyword, <u>ALL</u>, can be provided for both/either the *id* and/or *severity* arguments. The action can be UVM\_NO\_ACTION or a | separated list of the other UVM message actions. For example:

```
<sim command>
+uvm_set_action=uvm_test_top.env0.*,_ALL_,UVM_ERROR,UVM_NO_ACTION
```

#### +uvm\_set\_severity

+uvm\_set\_severity=<comp>,<id>,<current severity>,<new severity> provides the equivalent of the various uvm\_report\_object's set\_report\_\*\_severity\_override APIs. The special keyword, <u>ALL</u>, can be provided for both/either the *id* and/or *current severity* arguments. For example:

```
<sim command>
+uvm_set_severity=uvm_test_top.env0.*,BAD_CRC,UVM_ERROR,UVM_WARNING
```

#### +UVM\_TIMEOUT

+UVM\_TIMEOUT=<timeout>,<overridable> allows users to change the global timeout of the UVM framework. The <overridable> argument ('YES' or 'NO') specifies whether user code can subsequently change this value. If set to 'NO' and the user code tries to change the global timeout value, an warning message will be generated.

<sim command> +uvm\_timeout=200000,NO

# +UVM\_MAX\_QUIT\_COUNT

+UVM\_MAX\_QUIT\_COUNT=<count>,<overridable> allows users to change max quit count for the report server. The <overridable> argument ('0' or '1') specifies whether user code can subsequently change this value. If set to '0' and the user code tries to change the max quit count value, an warning message will be generated.

<sim command> +UVM\_MAX\_QUIT\_COUNT=5,0

#### +UVM\_PHASE\_TRACE

+*UVM\_PHASE\_TRACE* turns on tracing of phase executions. Users simply need to put the argument on the command line.

## +UVM\_OBJECTION\_TRACE

+UVM\_OBJECTION\_TRACE turns on tracing of objection activity. Users simply need to put the argument on the command line.

#### +uvm\_set\_inst\_override, +uvm\_set\_type\_override

+uvm\_set\_inst\_override=<req\_type>,<override\_type>,<full\_inst\_path> and +uvm\_set\_type\_override=<req\_type>,<override\_type>[,<replace>] work like the name based overrides in the factory--factory.set\_inst\_override\_by\_name() and factory.set\_type\_override\_by\_name(). For uvm\_set\_type\_override, the third argument is 0 or 1 (the default is 1 if this argument is left off); this argument specifies whether previous type overrides for the type should be replaced. For example:

<sim command> +uvm\_set\_type\_override=eth\_packet,short\_eth\_packet

## +uvm\_set\_config\_int, +uvm\_set\_config\_string

+uvm\_set\_config\_int=<comp>,<field>,<value> and +uvm\_set\_config\_string=<comp>,<field>,<value> work like their procedural counterparts: set\_config\_int() and set\_config\_string(). For the value of int config settings, 'b (0b), 'o, 'd, 'h ('x or 0x) as the first two characters of the value are treated as base specifiers for interpreting the base of the number. Size specifiers are not used since SystemVerilog does not allow size specifiers in string to value conversions. For example:

```
<sim command> +uvm_set_config_int=uvm_test_top.soc_env,mode,5
```

No equivalent of set\_config\_object() exists since no way exists to pass an uvm\_object into the simulation via the command line.

# Summary

Types and Enumerations	
FIELD AUTOMATION	
UVM_MAX_STREAMBITS	Defines the maximum bit vector size for integral types.
uvm_bitstream_t	The bitstream type is used as a argument type for passing integral values in such methods as set_int_local, get_int_local, get_config_int, report, pack and unpack.
uvm_radix_enum	Specifies the radix to print or record in.
uvm_recursion_policy_enum uvm_active_passive_enum	Specifies the policy for copying objects. Convenience value to define whether a component, usually an agent, is in "active" mode or "passive" mode.
`uvm_field_* macro flags	Defines what operations a given field should be involved in.
Reporting	
uvm_severity	Defines all possible values for report severity.
uvm_action	Defines all possible values for report actions.
uvm_verbosity	Defines standard verbosity levels for reports.
Port Type	
uvm_port_type_e	Specifies the type of port
SEQUENCES	
uvm_sequencer_arb_mode	Specifies a sequencer's arbitration mode
uvm_sequence_state_enum	Defines current sequence state
uvm_sequence_lib_mode	Specifies the random selection mode of a sequence library
Phasing	
uvm_phase_type	This is an attribute of a uvm_phase object which defines the phase execution type.
uvm_phase_state	The set of possible states of a phase.
uvm_phase_transition	These are the phase state transition for callbacks which provide additional information that may be useful during callbacks
uvm_wait_op	Specifies the operand when using methods like uvm_phase::wait_for_state.
OBJECTIONS	
uvm_objection_event	Enumerated the possible objection events one could wait on.
DEFAULT POLICY CLASSES	Policy classes copying, comparing, packing, unpacking, and recording uvm_object-based objects.
uvm_default_table_printer	The table printer is a global object that can be used with uvm_object::do_print to get tabular style printing.
uvm_default_tree_printer	The tree printer is a global object that can be used with <a href="https://www.object::do_print">www_object::do_print</a> to get multi- line tree style printing.
uvm_default_line_printer	The line printer is a global object that can be used with uvm_object::do_print to get single-line style printing.
uvm_default_printer	The default printer policy.
uvm_default_packer	The default packer policy.
uvm_default_comparer	The default compare policy.
uvm_default_recorder	The default recording policy.

## **`UVM\_MAX\_STREAMBITS**

Defines the maximum bit vector size for integral types.

#### uvm\_bitstream\_t

The bitstream type is used as a argument type for passing integral values in such methods as set\_int\_local, get\_int\_local, get\_config\_int, report, pack and unpack.

#### uvm\_radix\_enum

Specifies the radix to print or record in.

UVM_BIN	Selects binary (%b) format
UVM_DEC	Selects decimal (%d) format
UVM_UNSIGNED	Selects unsigned decimal (%u) format
UVM_OCT	Selects octal (%o) format
UVM_HEX	Selects hexidecimal (%h) format
UVM_STRING	Selects string (%s) format
UVM_TIME	Selects time (%t) format
UVM_ENUM	Selects enumeration value (name) format

## uvm\_recursion\_policy\_enum

Specifies the policy for copying objects.

UVM_DEEP	Objects are deep copied (object must implement copy method)
UVM_SHALLOW	Objects are shallow copied using default SV copy.
UVM_REFERENCE	Only object handles are copied.

## uvm\_active\_passive\_enum

Convenience value to define whether a component, usually an agent, is in "active" mode or "passive" mode.

## `uvm\_field\_\* macro flags

Defines what operations a given field should be involved in. Bitwise OR all that apply.

All field operations turned on
Field will participate in uvm_object::copy
Field will participate in uvm_object::compare

UVM_PRINT	Field will participate in uvm_object::print
UVM_RECORD	Field will participate in uvm_object::record
UVM_PACK	Field will participate in uvm_object::pack
UVM_NOCOPY	Field will not participate in uvm_object::copy
UVM_NOCOMPARE	Field will not participate in uvm_object::compare
UVM_NOPRINT	Field will not participate in uvm_object::print
UVM_NORECORD	Field will not participate in uvm_object::record
UVM_NOPACK	Field will not participate in uvm_object::pack
UVM_DEEP	Object field will be deep copied
UVM_SHALLOW	Object field will be shallow copied
UVM_REFERENCE	Object field will copied by reference
UVM_READONLY	Object field will NOT be automatically configured.

# REPORTING

# uvm\_severity

Defines all possible va	lues for report severity.
UVM_INFO	Informative messsage.
UVM_WARNING	Indicates a potential problem.
UVM_ERROR	Indicates a real problem. Simulation continues subject to the configured message action.
UVM_FATAL	Indicates a problem from which simulation can not recover. Simulation exits via \$finish after a #0 delay.

# uvm\_action

Defines all possible values for report actions. Each report is configured to execute one or more actions, determined by the bitwise OR of any or all of the following enumeration constants.

UVM_NO_ACTION	No action is taken
UVM_DISPLAY	Sends the report to the standard output
UVM_LOG	Sends the report to the file(s) for this (severity,id) pair
UVM_COUNT	Counts the number of reports with the COUNT attribute. When this value reaches max_quit_count, the simulation terminates
UVM_EXIT	Terminates the simulation immediately.
UVM_CALL_HOOK	Callback the report hook methods
UVM_STOP	Causes <i>\$stop</i> to be executed, putting the simulation into interactive mode.

## uvm\_verbosity

Defines standard verbosity levels for reports.

UVM_NONE	Report is always printed. Verbosity level setting can not disable it.
UVM_LOW	Report is issued if configured verbosity is set to UVM_LOW or above.
UVM_MEDIUM	Report is issued if configured verbosity is set to UVM_MEDIUM or above.
UVM_HIGH	Report is issued if configured verbosity is set to UVM_HIGH or above.
UVM_FULL	Report is issued if configured verbosity is set to UVM_FULL or above.

# PORT TYPE

# uvm\_port\_type\_e

Specifies the type of port	
UVM_PORT	The port requires the interface that is its type parameter.
UVM_EXPORT	The port provides the interface that is its type parameter via a connection to some other export or implementation.
UVM_IMPLEMENTATION	The port provides the interface that is its type parameter, and it is bound to the component that implements the interface.

# **S**EQUENCES

# uvm\_sequencer\_arb\_mode

## Specifies a sequencer's arbitration mode

SEQ_ARB_FIFO	Requests are granted in FIFO order (default)
SEQ_ARB_WEIGHTED	Requests are granted randomly by weight
SEQ_ARB_RANDOM	Requests are granted randomly
SEQ_ARB_STRICT_FIFO	Requests at highest priority granted in fifo order
SEQ_ARB_STRICT_RANDOM	Requests at highest priority granted in randomly
SEQ_ARB_USER	Arbitration is delegated to the user-defined function, user_priority_arbitration. That function will specify the next sequence to grant.

# uvm\_sequence\_state\_enum

#### Defines current sequence state

CREATED	The sequence has been allocated.
PRE_BODY	The sequence is started and the pre_body task is being

	executed.
BODY	The sequence is started and the body task is being executed.
POST_BODY	The sequence is started and the post_body task is being executed.
ENDED	The sequence has ended by the completion of the body task.
STOPPED	The sequence has been forcibly ended by issuing a kill() on the sequence.
FINISHED	The sequence is completely finished executing.

# uvm\_sequence\_lib\_mode

Specifies the random selection mode of a sequence library

UVM_SEQ_LIB_RAND	Random sequence selection
UVM_SEQ_LIB_RANDC	Random cyclic sequence selection
UVM_SEQ_LIB_ITEM	Emit only items, no sequence execution
UVM_SEQ_LIB_USER	Apply a user-defined random-selection algorithm

# PHASING

# uvm\_phase\_type

This is an attribute of a uvm\_phase object which defines the phase execution type. Every phase we define has a type. It is used only for information, as the type behavior is captured in three derived classes uvm\_task/topdown/bottomup\_phase.

UVM_PHASE_TASK	The phase is a task-based phase, a fork is done for each participating component and so the traversal order is arbitrary
UVM_PHASE_TOPDOWN	The phase is a function phase, components are traversed from top- down, allowing them to add to the component tree as they go.
UVM_PHASE_BOTTOMUP	The phase is a function phase, components are traversed from the bottom up, allowing roll-up / consolidation functionality.
UVM_PHASE_SCHEDULE_NODE	The phase is not an imp, but a dummy phase graph node representing the beginning of a VIP schedule of phases.
UVM_PHASE_ENDSCHEDULE_NODE	The phase is not an imp, but a dummy phase graph node representing the end of a VIP schedule of phases
UVM_PHASE_DOMAIN_NODE	The phase is not an imp, but a dummy phase graph node representing an entire domain branch with schedules beneath

## uvm\_phase\_state

The set of possible states of a phase. This is an attribute of a schedule node in the graph, not of a phase, to maintain independent per-domain state

• • • •	
UVM_PHASE_DORMANT	Nothing has happened with the phase in this domain.
UVM_PHASE_SCHEDULED	At least one immediate predecessor has completed. Scheduled phases block until all predecessors complete or until a jump is executed.
UVM_PHASE_SYNCING	All predecessors complete, checking that all synced phases (e.g. across domains) are at or beyond this point
UVM_PHASE_STARTED	phase ready to execute, running phase_started() callback
UVM_PHASE_EXECUTING	An executing phase is one where the phase callbacks are being executed. It's process is tracked by the phaser.
UVM_PHASE_READY_TO_END	no objections remain, awaiting completion of predecessors of its successors. For example, when phase 'run' is ready to end, its successor will be 'extract', whose predecessors are 'run' and 'post_shutdown'. Therefore, 'run' will be waiting for 'post_shutdown' to be ready to end.
UVM_PHASE_ENDED	phase completed execution, now running phase_ended() callback
UVM_PHASE_CLEANUP	all processes related to phase are being killed
UVM_PHASE_DONE	A phase is done after it terminated execution. Becoming done may enable a waiting successor phase to execute.

#### The state transitions occur as follows

## uvm\_phase\_transition

These are the phase state transition for callbacks which provide additional information that may be useful during callbacks

UVM_COMPLETED	the phase completed normally
UVM_FORCED_STOP	the phase was forced to terminate prematurely
UVM_SKIPPED	the phase was in the path of a forward jump
UVM_RERUN	the phase was in the path of a backwards jump

## uvm\_wait\_op

Specifies the operand when using methods like uvm\_phase::wait\_for\_state.

UVM\_EQequalUVM\_NEnot equalUVM\_LTless thanUVM\_LTEless than or equal toUVM\_GTgreater thanUVM\_GTEgreater than or equal to

# **O**BJECTIONS

# uvm\_objection\_event

Enumerated the possible objection events one could wait on. See uvm\_objection::wait\_for.

UVM_RAISED	an objection was raised
UVM_DROPPED	an objection was raised
UVM_ALL_DROPPED	all objections have been dropped

# **DEFAULT POLICY CLASSES**

Policy classes copying, comparing, packing, unpacking, and recording uvm\_object-based objects.

# uvm\_default\_table\_printer

uvm\_table\_printer uvm\_default\_table\_printer = new()

The table printer is a global object that can be used with uvm\_object::do\_print to get tabular style printing.

# uvm\_default\_tree\_printer

uvm\_tree\_printer uvm\_default\_tree\_printer = new()

The tree printer is a global object that can be used with uvm\_object::do\_print to get multi-line tree style printing.

# uvm\_default\_line\_printer

uvm\_line\_printer uvm\_default\_line\_printer = new()

The line printer is a global object that can be used with uvm\_object::do\_print to get single-line style printing.

# uvm\_default\_printer

The default printer policy. Used when calls to uvm\_object::print or uvm\_object::sprint do not specify a printer policy.

The default printer may be set to any legal uvm\_printer derived type, including the global line, tree, and table printers described above.

#### uvm\_default\_packer

```
uvm_packer uvm_default_packer = new()
```

The default packer policy. Used when calls to uvm\_object::pack and uvm\_object::unpack do not specify a packer policy.

### uvm\_default\_comparer

```
uvm_comparer uvm_default_comparer = new()
```

The default compare policy. Used when calls to uvm\_object::compare do not specify a comparer policy.

# uvm\_default\_recorder

```
uvm_recorder uvm_default_recorder = new()
```

The default recording policy. Used when calls to uvm\_object::record do not specify a recorder policy.

# Summary

Globals	
SIMULATION CONTROL	
run_test	Convenience function for uvm_top.run_test().
uvm_test_done	An instance of the uvm_test_done_objection class, this object is used by components to coordinate when to end the currently running task-based phase.
global_stop_request	Convenience function for uvm_test_done.stop_request().
set_global_timeout	Convenience function for uvm_top.set_timeout().
set_global_stop_timeout	Convenience function for uvm_test_done.stop_timeout = timeout.
Reporting	
uvm_report_enabled	Returns 1 if the configured verbosity in <i>uvm_top</i> is greater than <i>verbosity</i> and the action associated with the given <i>severity</i> and <i>id</i> is not UVM_NO_ACTION, else returns 0.
uvm_report_info uvm_report_warning uvm_report_error uvm_report_fatal	These methods, defined in package scope, are convenience functions that delegate to the corresponding component methods in <i>uvm_top</i> .
CONFIGURATION	
set_config_int	This is the global version of set_config_int in uvm_component.
set_config_object	This is the global version of set_config_object in uvm_component.
set_config_string	This is the global version of set_config_string in uvm_component.
MISCELLANEOUS	
uvm_is_match	Returns 1 if the two strings match, 0 otherwise.
uvm_string_to_bits	Converts an input string to its bit-vector equivalent.
uvm_bits_to_string	Converts an input bit-vector to its string equivalent.
uvm_wait_for_nba_region	Callers of this task will not return until the NBA region, thus allowing other processes any number of delta cycles (#0) to settle out before continuing.
uvm_split_string	Returns a queue of strings, <i>values</i> , that is the result of the <i>str</i> split based on the <i>sep</i> .

# SIMULATION CONTROL

# run\_test

```
task run_test (string test_name = "")
```

Convenience function for uvm\_top.run\_test(). See uvm\_root for more information.

#### uvm\_test\_done

uvm\_test\_done\_objection uvm\_test\_done = uvm\_test\_done\_objection::get()

An instance of the <u>uvm\_test\_done\_objection</u> class, this object is used by components to coordinate when to end the currently running task-based phase. When all participating components have dropped their raised objections, an implicit call to global\_stop\_request is issued to end the run phase (or any other task-based phase).

global\_stop\_request

```
function void global_stop_request()
```

Convenience function for uvm\_test\_done.stop\_request(). See uvm\_test\_done\_objection::stop\_request for more information.

### set\_global\_timeout

Convenience function for uvm\_top.set\_timeout(). See uvm\_root::set\_timeout for more information. The overridable bit controls whether subsequent settings will be honored.

# set\_global\_stop\_timeout

function void set\_global\_stop\_timeout(time timeout)

Convenience function for uvm\_test\_done.stop\_timeout = timeout. See <uvm\_uvm\_test\_done::stop\_timeout> for more information.

# REPORTING

#### uvm\_report\_enabled

Returns 1 if the configured verbosity in *uvm\_top* is greater than *verbosity* and the action associated with the given *severity* and *id* is not UVM\_NO\_ACTION, else returns 0.

See also uvm\_report\_object::uvm\_report\_enabled.

Static methods of an extension of uvm\_report\_object, e.g. uvm\_compoent-based objects, can not call uvm\_report\_enabled because the call will resolve to the uvm\_report\_object::uvm\_report\_enabled, which is non-static. Static methods can not call non-static methods of the same class.

#### uvm\_report\_info

f	unction	void	uvm_report_	_info(string				
				string	message,			
				int	verbosity	=	UVM MEDIUM,	
				string	filename	=		
					line			)

### uvm\_report\_warning

<pre>function void uvm_report_warning(string id,</pre>			
string message,			
int verbosit	y =	UVM	MEDIUM,
string filename	_ =	"",	
int line	=	0	)

#### uvm\_report\_error

function void uvm_report_error(string id,
string message,
int verbosity = UVM_LOW,
string filename = "",
int line = 0 )

#### uvm\_report\_fatal

function void uvm_report_fatal	(string	id,			
		message,			
		verbosity			/
	string	filename	=	" " /	
	int	line	=	0	)

These methods, defined in package scope, are convenience functions that delegate to the corresponding component methods in *uvm\_top*. They can be used in module-based code to use the same reporting mechanism as class-based components. See uvm\_report\_object for details on the reporting mechanism.

**Note:** Verbosity is ignored for warnings, errors, and fatals to ensure users do not inadvertently filter them out. It remains in the methods for backward compatibility.

# CONFIGURATION

# set\_config\_int

function void	<pre>set_config_int</pre>	(string	inst_name,	
		string	field_name,	
		uvm_bitstream_t	value )	

This is the global version of set\_config\_int in uvm\_component. This function places the configuration setting for an integral field in a global override table, which has highest precedence over any component-level setting. See uvm\_component::set\_config\_int for details on setting configuration.

### set\_config\_object

function void set_config_object		<pre>inst_name, field_name, value, clone</pre>	= 1)	
---------------------------------	--	--	------	--

This is the global version of set\_config\_object in uvm\_component. This function places the configuration setting for an object field in a global override table, which has highest precedence over any component-level setting. See uvm\_component::set\_config\_object for details on setting configuration.

### set\_config\_string

```
function void set_config_string (string inst_name,
string field_name,
string value )
```

This is the global version of set\_config\_string in uvm\_component. This function places the configuration setting for an string field in a global override table, which has highest precedence over any component-level setting. See uvm\_component::set\_config\_string for details on setting configuration.

# MISCELLANEOUS

#### uvm\_is\_match

```
function bit uvm_is_match (string expr,
string str )
```

Returns 1 if the two strings match, 0 otherwise.

The first string, *expr*, is a string that may contain `\*' and `?' characters. A \* matches zero or more characters, and ? matches any single character. The 2nd argument, *str*, is the string begin matched against. It must not contain any wildcards.

# uvm\_string\_to\_bits

function logic[UVM\_LARGE\_STRING:0] uvm\_string\_to\_bits(string str)

Converts an input string to its bit-vector equivalent. Max bit-vector length is approximately 14000 characters.

# uvm\_bits\_to\_string

function string uvm\_bits\_to\_string(logic [UVM\_LARGE\_STRING:0] str)

Converts an input bit-vector to its string equivalent. Max bit-vector length is approximately 14000 characters.

#### uvm\_wait\_for\_nba\_region

```
task uvm_wait_for_nba_region
```

Callers of this task will not return until the NBA region, thus allowing other processes any number of delta cycles (#0) to settle out before continuing. See <a href="https://www\_sequencer\_base::wait\_for\_sequences">uvm\_sequencer\_base::wait\_for\_sequences</a> for example usage.

# uvm\_split\_string

Returns a queue of strings, *values*, that is the result of the *str* split based on the *sep*. For example:

```
uvm_split_string("1,on,false", ",", splits);
```

Results in the 'splits' queue containing the three elements: 1, on and false.

# Bibliography

[B1] Open SystemC Initiative (OSCI), Transaction Level Modeling (TLM) Library, Release 1.0.

[B2] Open SystemC Initiative (OSCI), Transaction Level Modeling (TLM-2.0) Library, Release 2.0.

[B3] IEEE Std 1685<sup>™</sup>, IEEE Standard for IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows.

[B4] For practical UVM examples, see the following Internet location: http://www.accellera.org/activities/vip.

# Index

# \$#!

+UVM\_DUMP\_CMDLINE\_ARGS uvm cmdline processor

+UVM\_MAX\_QUIT\_COUNT uvm cmdline processor

+UVM\_OBJECTION\_TRACE uvm\_cmdline\_processor

+UVM\_PHASE\_TRACE uvm\_cmdline\_processor

+uvm\_set\_action uvm\_cmdline\_processor

+uvm\_set\_config\_int,+uvm\_set\_config\_string uvm\_cmdline\_processor

+uvm\_set\_inst\_override,+uvm\_set\_type\_override uvm\_cmdline\_processor

+uvm\_set\_severity uvm\_cmdline\_processor

+uvm\_set\_verbosity uvm\_cmdline\_processor

+UVM\_TESTNAME uvm\_cmdline\_processor

+UVM\_TIMEOUT uvm\_cmdline\_processor

+UVM\_VERBOSITY uvm cmdline processor

```
`uvm_add_to_sequence_library
`uvm_analysis_imp_decl
`uvm_blocking_get_imp_decl
`uvm_blocking_get_peek_imp_decl
`uvm_blocking_master_imp_decl
`uvm_blocking_peek_imp_decl
`uvm_blocking_put_imp_decl
`uvm_blocking_slave_imp_decl
`uvm_blocking_transport_imp_decl
`uvm_component_end
`uvm_component_param_utils
`uvm_component_param_utils_begin
`uvm_component_registry
`uvm_component_utils
`uvm_component_utils_begin
`uvm_create
`uvm_create_on
`uvm_declare_p_sequencer
`uvm_do
`uvm_do_callbacks
`uvm_do_callbacks_exit_on
`uvm_do_obj_callbacks
`uvm_do_obj_callbacks_exit_on
`uvm_do_on
```

uvm\_do\_on\_pri uvm\_do\_on\_pri\_with `uvm\_do\_on\_with `uvm\_do\_pri `uvm\_do\_pri\_with `uvm\_do\_with `uvm\_error `uvm\_error\_context `uvm fatal `uvm\_fatal\_context `uvm\_field\_\*macro flags `uvm\_field\_\*macros `uvm\_field\_aa\_\*\_int macros `uvm\_field\_aa\_\*\_string macros `uvm\_field\_aa\_int\_byte `uvm\_field\_aa\_int\_byte\_unsigned `uvm\_field\_aa\_int\_enumkey `uvm\_field\_aa\_int\_int `uvm\_field\_aa\_int\_int\_unsigned `uvm\_field\_aa\_int\_integer `uvm\_field\_aa\_int\_integer\_unsigned `uvm\_field\_aa\_int\_key `uvm\_field\_aa\_int\_longint `uvm\_field\_aa\_int\_longint\_unsigned `uvm\_field\_aa\_int\_shortint `uvm\_field\_aa\_int\_shortint\_unsigned `uvm\_field\_aa\_int\_string `uvm\_field\_aa\_object\_int `uvm\_field\_aa\_object\_string `uvm\_field\_aa\_string\_string `uvm\_field\_array\_\*macros `uvm\_field\_array\_enum `uvm\_field\_array\_int `uvm\_field\_array\_object `uvm\_field\_array\_string `uvm\_field\_enum `uvm\_field\_event `uvm\_field\_int `uvm\_field\_object `uvm\_field\_queue\_\*macros `uvm\_field\_queue\_enum `uvm\_field\_queue\_int `uvm\_field\_queue\_object `uvm\_field\_queue\_string `uvm\_field\_real `uvm\_field\_sarray\_\*macros `uvm\_field\_sarray\_enum `uvm\_field\_sarray\_int `uvm\_field\_sarray\_object `uvm\_field\_sarray\_string `uvm\_field\_string `uvm\_field\_utils\_begin `uvm\_field\_utils\_end `uvm\_get\_imp\_decl `uvm\_get\_peek\_imp\_decl `uvm\_info `uvm\_info\_context `uvm\_master\_imp\_decl **`UVM\_MAX\_STREAMBITS** `uvm\_nonblocking\_get\_imp\_decl

uvm\_nonblocking\_get\_peek\_imp\_decl `uvm\_nonblocking\_master\_imp\_decl `uvm\_nonblocking\_peek\_imp\_decl `uvm\_nonblocking\_put\_imp\_decl `uvm\_nonblocking\_slave\_imp\_decl `uvm\_nonblocking\_transport\_imp\_decl `uvm\_object\_param\_utils `uvm\_object\_param\_utils\_begin `uvm\_object\_registry `uvm\_object\_utils `uvm\_object\_utils\_begin `uvm\_object\_utils\_end `uvm\_pack\_array `uvm\_pack\_arrayN `uvm\_pack\_enum `uvm\_pack\_enumN `uvm\_pack\_int `uvm\_pack\_intN `uvm\_pack\_queue `uvm\_pack\_queueN `uvm\_pack\_real `uvm\_pack\_sarray `uvm\_pack\_sarrayN `uvm\_pack\_string `uvm\_peek\_imp\_decl `uvm\_put\_imp\_decl `uvm\_rand\_send `uvm\_rand\_send\_pri `uvm\_rand\_send\_pri\_with `uvm\_rand\_send\_with `uvm\_record\_attribute `uvm\_record\_field **`UVM\_REG\_ADDR\_WIDTH `UVM\_REG\_BYTENABLE\_WIDTH `UVM\_REG\_CVR\_WIDTH `UVM\_REG\_DATA\_WIDTH** `uvm\_register\_cb `uvm\_send `uvm\_send\_pri `uvm\_sequence\_library\_utils `uvm\_set\_super\_type `uvm\_slave\_imp\_decl **`UVM\_TLM\_B\_MASK `UVM\_TLM\_B\_TRANSPORT\_IMP `UVM\_TLM\_FUNCTION\_ERROR `UVM\_TLM\_NB\_BW\_MASK `UVM\_TLM\_NB\_FW\_MASK `UVM\_TLM\_NB\_TRANSPORT\_BW\_IMP `UVM\_TLM\_NB\_TRANSPORT\_FW\_IMP `UVM\_TLM\_TASK\_ERROR** `uvm\_transport\_imp\_decl `uvm\_unpack\_array `uvm\_unpack\_arrayN `uvm\_unpack\_enum `uvm\_unpack\_enumN `uvm\_unpack\_int `uvm\_unpack\_intN `uvm\_unpack\_queue `uvm\_unpack\_queueN `uvm\_unpack\_real

- uvm\_unpack\_sarray
- `uvm\_unpack\_sarrayN
- `uvm\_unpack\_string
- `uvm\_warning
- `uvm\_warning\_context

# Α

#### abstract

uvm\_comparer uvm\_packer uvm\_recorder

#### abstractions

uvm\_reg\_mem\_hdl\_paths\_seq

#### accept\_tr

uvm\_component uvm\_transaction

#### Access

uvm\_reg\_block uvm\_reg\_field uvm\_reg\_fifo

#### accessors

uvm\_tlm\_generic\_payload

#### adapter

uvm\_reg\_predictor
uvm\_reg\_sequence

#### add

uvm\_callbacks#(T,CB)
uvm\_heartbeat
uvm\_pool#(KEY,T)
uvm\_reg\_read\_only\_cbs
uvm\_reg\_write\_only\_cbs

### Add/delete inteface

uvm\_callbacks#(T,CB)

# add\_by\_name uvm\_callbacks#(T,CB)

add\_callback uvm\_event

### add\_coverage

uvm\_mem uvm\_reg uvm\_reg\_block

#### add\_hdl\_path

uvm\_mem uvm\_reg uvm\_reg\_block uvm\_reg\_file

#### add\_hdl\_path\_slice

uvm\_mem uvm\_reg

add\_mem uvm\_reg\_map

#### add\_path uvm\_hdl\_path\_concat

add\_phase uvm\_phase

#### add\_reg uvm\_reg\_map

add\_schedule uvm\_phase

### add\_slice

uvm\_hdl\_path\_concat

#### add\_submap

uvm\_reg\_map

#### addr

uvm\_reg\_bus\_op

# adjust\_name

uvm\_printer

### after\_export

uvm\_algorithmic\_comparator#(BEFORE,AFTER,TRANSFORMER)
uvm\_in\_order\_comparator#(T,comp\_type,convert,pair\_type)

# all\_dropped

uvm\_callbacks\_objection uvm\_component uvm\_objection uvm\_objection\_callback uvm\_test\_done\_objection

#### alloc\_mode\_e

uvm\_mem\_mam

#### allocate

uvm\_vreg

# Analysis

Global uvm\_tlm\_if\_base#(T1,T2)

# **Analysis Ports**

analysis\_export uvm subscriber

analysis\_export#(T) uvm\_tlm\_analysis\_fifo

#### apply\_config\_settings uvm\_component

Argument Values uvm\_cmdline\_processor

### Audit Trail uvm\_resource\_base

# В

b\_transport uvm\_tlm\_if Backdoor uvm\_mem uvm\_reg uvm\_reg\_block uvm\_reg\_file

#### backdoor\_read

uvm\_mem uvm\_reg

#### backdoor\_read\_func

uvm\_mem uvm\_reg

### backdoor\_watch

uvm\_reg

#### backdoor\_write

uvm\_mem uvm\_reg

BASE

uvm\_reg\_sequence

#### **Basic Arguments**

uvm\_cmdline\_processor

#### bd\_kind

uvm\_reg\_item

#### before\_export

uvm\_algorithmic\_comparator#(BEFORE,AFTER,TRANSFORMER)
uvm\_in\_order\_comparator#(T,comp\_type,convert,pair\_type)

begin\_child\_tr uvm\_component uvm\_transaction

begin\_elements uvm\_printer\_knobs

begin\_event uvm\_transaction

#### BEGIN\_REQ BEGIN\_RESP

begin\_tr uvm\_component

uvm\_transaction

#### Bidirectional Interfaces&Ports big\_endian

uvm\_packer

**bin\_radix** uvm\_printer\_knobs

#### Bit Bashing Test Sequences Blocking get

uvm\_tlm\_if\_base#(T1,T2)

#### **Blocking peek**

uvm\_tlm\_if\_base#(T1,T2)

# Blocking put

uvm\_tlm\_if\_base#(T1,T2)

# Blocking transport

uvm\_tlm\_if\_base#(T1,T2)

# blocking\_put\_port

uvm\_random\_stimulus#(T)

#### body

uvm\_mem\_access\_seq
uvm\_mem\_single\_walk\_seq

```
uvm_mem_walk_seq
  uvm_reg_access_seq
  uvm_reg_bit_bash_seq
  uvm_reg_hw_reset_seq
  uvm_reg_mem_built_in_seq
  uvm_reg_mem_shared_access_seq
  uvm_reg_sequence
  uvm_sequence_base
BODY
build_coverage
  uvm_mem
  uvm_reg
  uvm_reg_block
build_ph
  Pre-Defined Phases
build_phase
  uvm_component
Built-in UVM Aware Command Line Arguments
  uvm_cmdline_processor
burst_read
  uvm mem
  uvm_mem_region
burst_write
  uvm_mem
  uvm mem region
Bus Access
  uvm_reg_map
bus in
  uvm_reg_predictor
bus2reg
  uvm_reg_adapter
  uvm_reg_tlm_adapter
byte_en
  uvm_reg_bus_op
Callback Hooks
  uvm_objection
Callback Interface
```

uvm report catcher

#### Callback Macros callback\_mode uvm\_callback

Callbacks

С

uvm\_mem uvm\_phase uvm\_reg uvm\_reg\_field uvm\_report\_object uvm\_vreg uvm\_vreg\_field

#### **Callbacks Classes**

can\_get uvm\_tlm\_if\_base#(T1,T2)

# can\_peek

uvm\_tlm\_if\_base#(T1,T2)

### can\_put

uvm\_tlm\_if\_base#(T1,T2)

#### cancel

uvm barrier uvm\_event

#### capacity

uvm\_reg\_fifo

#### catch

uvm report catcher

#### CB

uvm callbacks#(T,CB)

# Change Message State

uvm\_report\_catcher

#### check\_config\_usage uvm\_component

check\_data\_width uvm\_reg\_block

check\_ph **Pre-Defined Phases** 

#### check phase uvm component uvm\_reg\_predictor

check\_type uvm\_comparer

# **Classes for Adapting Between Register and Bus Operations** clear\_extension

uvm tlm generic payload

# clear\_extensions

uvm\_tlm\_generic\_payload

# clear\_hdl\_path

uvm mem uvm\_reg uvm\_reg\_block uvm\_reg\_file

#### clear\_response\_queue uvm sequence base

# clone

uvm\_object

#### **Command Line Debug** uvm cmdline processor

#### **Command Line Processor Class Common Phases Global Variables Pre-Defined Phases**

# **Comparators**

comps/uvm\_algorithmic\_comparator.svh comps/uvm in order comparator.svh comparators.txt

#### compare

uvm\_object

compare\_field uvm\_comparer

compare\_field\_int uvm comparer

compare\_field\_real

compare\_object uvm\_comparer

compare\_string uvm\_comparer

Comparing uvm object

compose\_message uvm\_report\_server

# Configuration

Global uvm\_object uvm\_report\_object

# Configuration and Resource Classes Configuration Interface

uvm\_component

# configure

uvm\_mem uvm\_reg\_block uvm\_reg\_field uvm\_reg\_file uvm\_reg\_indirect\_data uvm\_reg\_map uvm\_vreg uvm\_vreg\_field

# configure\_ph

Pre-Defined Phases

# configure\_phase

uvm\_component

# connect

uvm\_port\_base#(IF)
uvm\_tlm\_nb\_passthrough\_target\_socket
uvm\_tlm\_nb\_target\_socket

# Connect

uvm\_tlm\_b\_initiator\_socket uvm\_tlm\_b\_target\_socket uvm\_tlm\_nb\_initiator\_socket

# connect\_ph

Pre-Defined Phases

connect\_phase uvm\_component

Construction uvm\_phase

Container Classes Convenience Write/Read API uvm\_reg\_sequence

#### convert2string

uvm\_mem\_mam uvm\_object uvm\_reg\_item uvm\_tlm\_generic\_payload

#### сору

uvm\_object

Copying uvm\_object

# **Core Base Classes**

### Coverage

uvm\_mem uvm\_reg uvm\_reg\_block

#### create

uvm\_component\_registry#(T,Tname)
uvm\_object
uvm\_object\_registry#(T,Tname)
uvm\_tlm\_extension\_base

# create\_component

uvm\_component uvm\_component\_registry#(T,Tname) uvm\_object\_wrapper

# create\_component\_by\_name

uvm\_factory

#### create\_component\_by\_type uvm\_factory

create\_item uvm\_sequence\_base

#### create\_map uvm\_reg\_block

create\_object

#### create\_object

uvm\_component uvm\_object\_registry#(T,Tname) uvm\_object\_wrapper

#### create\_object\_by\_name uvm factory

create\_object\_by\_type uvm\_factory

### CREATED

Creation uvm\_factory uvm\_object

# Current Message State

uvm\_report\_catcher

# current\_grabber

uvm\_sequencer\_base

# D

data uvm\_reg\_bus\_op

#### Debug

uvm\_callbacks#(T,CB) uvm\_factory uvm\_report\_catcher uvm\_resource\_pool

debug\_connected\_to
 uvm\_port\_base#(IF)

debug\_create\_by\_name uvm\_factory

debug\_create\_by\_type uvm\_factory

debug\_provided\_to
 uvm\_port\_base#(IF)

dec\_radix uvm\_printer\_knobs

decode uvm\_reg\_cbs

# decr

uvm\_tlm\_time

Default Policy Classes default\_alloc uvm\_mem\_mam

default\_map uvm\_reg\_block

default\_path uvm\_reg\_block

default\_precedence uvm\_resource\_base

default\_radix uvm\_printer\_knobs uvm\_recorder

define\_access uvm\_reg\_field

#### define\_phase\_schedule

uvm\_component

### delete

uvm\_callbacks#(T,CB) uvm\_object\_string\_pool#(T) uvm\_pool#(KEY,T) uvm\_queue#(T)

delete\_by\_name
 uvm\_callbacks#(T,CB)

delete\_callback

uvm\_event

#### depth

uvm\_printer\_knobs

#### die

uvm\_report\_object

## disable\_recording

uvm\_transaction

#### display

uvm\_callbacks#(T,CB)

#### display\_objections uvm\_objection

\_\_\_\_\_

# do\_accept\_tr

uvm\_component uvm\_transaction

#### do\_begin\_tr

uvm\_component uvm\_transaction

#### do\_block

uvm\_mem\_access\_seq uvm\_mem\_walk\_seq uvm\_reg\_access\_seq uvm\_reg\_bit\_bash\_seq uvm\_reg\_mem\_shared\_access\_seq

#### do\_bus\_read

uvm\_reg\_map

# do\_bus\_write

uvm\_reg\_map

#### do\_compare uvm\_object

# do\_copy

uvm\_object uvm\_reg\_item

# do\_end\_tr

uvm\_component uvm\_transaction

#### **do\_kill** uvm\_sequence\_base

do\_kill\_all uvm\_component

#### do\_pack uvm\_object

do\_post\_read uvm\_reg\_backdoor

#### do\_post\_write uvm\_reg\_backdoor

do\_pre\_read uvm\_reg\_backdoor

#### do\_pre\_write uvm\_reg\_backdoor

do\_predict uvm\_reg\_fifo

do\_print

uvm\_object uvm\_resource\_base

#### **do\_read** uvm\_reg\_map

do\_record uvm\_object

do\_reg\_item uvm\_reg\_sequence

#### do\_unpack uvm\_object

do\_write uvm\_reg\_map

#### drop\_objection

uvm\_objection uvm\_phase uvm\_test\_done\_objection

#### dropped

uvm\_callbacks\_objection uvm\_component uvm\_objection uvm\_objection\_callback

#### dump

uvm\_resource\_db uvm\_resource\_pool

#### dump\_report\_state uvm\_report\_object

dump\_server\_state uvm\_report\_server

# Ε

element uvm\_reg\_item

element\_kind uvm\_reg\_item

#### emit

uvm\_printer uvm\_table\_printer uvm\_tree\_printer

enable\_print\_topology uvm\_root

enable\_recording uvm\_transaction

enable\_stop\_interrupt uvm\_component

encode uvm\_reg\_cbs

end\_elements uvm\_printer\_knobs

end\_event uvm\_transaction

#### end\_of\_elaboration\_ph

Pre-Defined Phases

# end\_of\_elaboration\_phase

uvm\_component

### end\_offset

uvm\_mem\_mam\_cfg

# END\_REQ

END\_RESP end\_tr uvm\_component

uvm\_transaction

# ENDED

Enumerations events

uvm transaction

#### Example uvm\_reg\_adapter

exec\_func

uvm\_phase

exec\_task uvm\_phase

#### execute

uvm\_bottomup\_phase uvm\_task\_phase uvm\_topdown\_phase

# execute\_item

uvm\_sequencer\_base

#### exists

uvm\_config\_db#(T)
uvm\_pool#(KEY,T)

#### extension

uvm\_reg\_item

#### Extensions Mechanism uvm tlm generic payload

extract\_ph Pre-Defined Phases

#### extract\_phase

uvm\_component

# F

Factory Classes Factory Component and Object Wrappers Factory Interface uvm\_component

#### Field automation Field Macros fifo uvm\_reg\_fifo

final\_ph Pre-Defined Phases

#### final\_phase

uvm\_component

#### find

uvm phase uvm\_root

### find\_all

uvm root uvm\_utils

# find\_block

uvm\_reg\_block

#### find\_blocks uvm\_reg\_block

find\_override\_by\_name uvm factory

find\_override\_by\_type uvm factory

# find\_unused\_resources

uvm\_resource\_pool

# finish\_item

uvm\_sequence\_base uvm\_sequence\_item

#### finish\_on\_completion uvm root

# **FINISHED**

first

uvm callback iter uvm\_pool#(KEY,T)

#### flush

uvm\_in\_order\_comparator#(T,comp\_type,convert,pair\_type) uvm tlm fifo

## fname

uvm\_reg\_item

# footer

uvm\_printer\_knobs

### for\_each

uvm\_mem\_mam

force\_stop uvm\_test\_done\_objection

format\_action uvm\_report\_handler

format\_header uvm printer

#### format\_row uvm\_printer

Frontdoor uvm\_mem uvm\_reg

#### full\_name uvm\_printer\_knobs

# G

# generate\_stimulus uvm\_random\_stimulus#(T)

#### Generic Payload Generic Register Operation Descriptors get

```
uvm_component_registry#(T,Tname)
uvm_config_db#(T)
uvm_object_registry#(T,Tname)
uvm_object_string_pool#(T)
uvm_pool#(KEY,T)
uvm_queue#(T)
uvm_reg
uvm_reg_field
uvm_reg_fifo
uvm_resource_pool
uvm_sqr_if_base#(REQ,RSP)
uvm_tlm_if_base#(T1,T2)
```

#### Get and Peek get\_abstime

uvm tlm time

# get\_accept\_time

uvm\_transaction

#### get\_access

uvm\_mem uvm\_reg\_field uvm\_vreg uvm\_vreg\_field

### get\_action

uvm\_report\_catcher uvm\_report\_handler

# get\_adapter

uvm\_reg\_map

# get\_address

uvm\_mem uvm\_reg uvm\_tlm\_generic\_payload uvm\_vreg

#### get\_addresses

uvm\_mem uvm\_reg

get\_ap
 uvm\_tlm\_fifo\_base#(T)

get\_arbitration uvm\_sequencer\_base

#### get\_arg\_matches uvm\_cmdline\_processor

get\_arg\_value uvm\_cmdline\_processor

#### get\_arg\_values

uvm\_cmdline\_processor

#### get\_args uvm\_cmdline\_processor

get\_auto\_predict uvm\_reg\_map

# get\_backdoor

uvm\_mem uvm\_reg uvm\_reg\_block

get\_base\_addr uvm\_reg\_map

get\_begin\_time uvm\_transaction

get\_block\_by\_name uvm\_reg\_block

get\_blocks uvm\_reg\_block

#### get\_by\_name

uvm\_resource#(T) uvm\_resource\_db uvm\_resource\_pool

# get\_by\_type

uvm\_resource#(T) uvm\_resource\_db uvm\_resource\_pool

get\_byte\_enable uvm\_tlm\_generic\_payload

### get\_byte\_enable\_length

uvm\_tlm\_generic\_payload

# get\_cb

uvm\_callback\_iter

# get\_child

uvm\_component

# get\_children

uvm\_component

#### get\_client uvm\_report\_catcher

get\_command uvm\_tlm\_generic\_payload

# get\_common\_domain

get\_comp uvm\_port\_base#(IF)

get\_compare uvm\_reg\_field

get\_config uvm\_utils

get\_config\_int uvm\_component

get\_config\_object uvm\_component

#### get\_config\_string

uvm\_component

# get\_connected\_to uvm\_port\_component\_base

#### get\_coverage

uvm\_mem uvm\_reg uvm\_reg\_block

#### get\_current\_item

uvm\_sequence#(REQ,RSP)
uvm\_sequencer\_param\_base#(REQ,RSP)

#### get\_data

uvm\_tlm\_generic\_payload

get\_data\_length
 uvm\_tlm\_generic\_payload
get\_default\_hdl\_path
 uvm\_reg\_block

uvm\_reg\_file

#### get\_default\_path uvm\_reg\_block

uviii\_ieg\_block

# get\_depth

uvm\_component uvm\_sequence\_item

#### get\_domain uvm\_component

get\_drain\_time uvm\_objection

get\_end\_offset uvm\_mem\_region

get\_end\_time uvm\_transaction

get\_event\_pool uvm\_transaction

get\_extension uvm\_tlm\_generic\_payload

#### get\_field\_by\_name

uvm\_reg\_block uvm\_vreg

### get\_fields

uvm\_reg\_block uvm\_reg\_map uvm\_vreg

# get\_file\_handle

uvm\_report\_handler

get\_first
 uvm\_callbacks#(T,CB)

#### get\_first\_child uvm\_component

get\_fname uvm\_report\_catcher

#### get\_frontdoor

uvm\_mem uvm\_reg

#### get\_full\_hdl\_path

uvm\_mem uvm reg uvm\_reg\_block uvm\_reg\_file

## get\_full\_name

uvm component uvm\_mem uvm object uvm\_port\_base#(IF) uvm\_reg uvm\_reg\_block uvm\_reg\_field uvm\_reg\_file uvm\_reg\_map uvm\_vreg uvm\_vreg\_field

#### get\_global

uvm\_pool#(KEY,T) uvm\_queue#(T)

### get\_global\_pool

uvm\_object\_string\_pool#(T) uvm\_pool#(KEY,T)

# get\_global\_queue

uvm\_queue#(T)

### get\_hdl\_path

uvm\_mem uvm\_reg uvm\_reg\_block uvm\_reg\_file

#### get\_hdl\_path\_kinds

uvm mem uvm\_reg

#### get\_highest\_precedence

uvm resource#(T) uvm\_resource\_pool

#### aet id uvm\_report\_catcher

get\_id\_count uvm\_report\_server

# get\_if uvm\_port\_base#(IF)

get\_incr uvm\_vreg

#### get\_initiator uvm transaction

aet inst uvm\_cmdline\_processor

#### get\_inst\_count uvm\_object

get\_inst\_id

#### uvm\_object

get\_is\_active uvm\_agent

get\_jump\_target uvm\_phase

get\_last
 uvm\_callbacks#(T,CB)

get\_len uvm\_mem\_region

get\_line uvm\_report\_catcher

get\_lsb\_pos uvm\_reg\_field

get\_lsb\_pos\_in\_register uvm\_vreg\_field

get\_map\_by\_name uvm\_reg\_block

### get\_maps

uvm\_mem uvm\_reg uvm\_reg\_block uvm\_vreg

get\_max\_quit\_count uvm\_report\_server

### get\_max\_size

uvm\_mem uvm\_reg uvm\_reg\_field

get\_mem\_by\_name uvm\_reg\_block

get\_mem\_by\_offset uvm\_reg\_map

### get\_memory

uvm\_mem\_mam uvm\_mem\_region uvm\_vreg

get\_message uvm\_report\_catcher

#### get\_n\_bits

uvm\_mem uvm\_reg uvm\_reg\_field uvm\_vreg\_field

#### get\_n\_bytes

uvm\_mem uvm\_mem\_region uvm\_reg uvm\_reg\_map uvm\_vreg

#### get\_n\_maps

uvm\_mem uvm\_reg uvm\_vreg

get\_n\_memlocs uvm\_vreg get\_name uvm mem uvm\_object uvm\_port\_base#(IF) uvm\_reg uvm\_reg\_block uvm\_reg\_field uvm\_reg\_file uvm\_reg\_map uvm\_tlm\_time uvm\_vreg uvm\_vreg\_field get\_next uvm\_callbacks#(T,CB) get\_next\_child uvm component get\_next\_item uvm\_sqr\_if\_base#(REQ,RSP) get\_num\_children uvm\_component get\_num\_extensions uvm\_tlm\_generic\_payload get\_num\_last\_reqs uvm sequencer param base#(REQ,RSP) get\_num\_last\_rsps uvm\_sequencer\_param\_base#(REQ,RSP) get\_num\_reqs\_sent uvm\_sequencer\_param\_base#(REQ,RSP) get\_num\_rsps\_received uvm\_sequencer\_param\_base#(REQ,RSP) get\_num\_waiters uvm\_barrier uvm\_event get\_object\_type uvm\_object get\_objection uvm\_phase get\_objection\_count uvm\_objection get\_objection\_total uvm\_objection get\_objectors uvm\_objection get\_offset uvm\_mem

uvm\_reg get\_offset\_in\_memory uvm\_vreg

get\_packed\_size uvm\_packer

get\_parent

uvm\_component uvm mem uvm\_phase uvm\_port\_base#(IF) uvm\_reg uvm\_reg\_block uvm\_reg\_field uvm\_reg\_file uvm reg map uvm\_vreg uvm\_vreg\_field get\_parent\_map uvm\_reg\_map get\_parent\_sequence uvm\_sequence\_item get\_peek\_export uvm tlm fifo base#(T) get\_peek\_request\_export uvm\_tlm\_req\_rsp\_channel#(REQ,RSP) get\_peek\_response\_export uvm\_tlm\_req\_rsp\_channel#(REQ,RSP) get\_phase\_type uvm\_phase get\_physical\_addresses uvm\_reg\_map get\_plusargs uvm\_cmdline\_processor get\_port uvm\_port\_component#(PORT) get\_prev uvm\_callbacks#(T,CB) get\_priority uvm\_sequence\_base get\_provided\_to uvm\_port\_component\_base get\_quit\_count uvm\_report\_server get\_radix\_str uvm printer knobs get\_realtime uvm tlm time get\_reg\_by\_name uvm\_reg\_block get\_reg\_by\_offset uvm\_reg\_map get\_regfile uvm\_reg uvm reg file get\_region uvm\_vreg

get\_registers

# get\_report\_action

uvm\_report\_object

get\_report\_catcher uvm\_report\_catcher

get\_report\_file\_handle uvm\_report\_object

get\_report\_handler uvm\_report\_object

get\_report\_server uvm\_report\_object

get\_report\_verbosity\_level uvm\_report\_object

get\_reset uvm\_reg uvm\_reg\_field

get\_response
 uvm\_sequence#(REQ,RSP)

get\_response\_queue\_depth uvm\_sequence\_base

get\_response\_queue\_error\_report\_disabled
 uvm\_sequence\_base

get\_response\_status uvm\_tlm\_generic\_payload

get\_response\_string uvm\_tlm\_generic\_payload

#### get\_rights

uvm\_mem uvm\_reg uvm\_vreg

get\_root\_blocks uvm\_reg\_block

get\_root\_map uvm\_reg\_map

get\_root\_sequence uvm\_sequence\_item

get\_root\_sequence\_name uvm\_sequence\_item

get\_run\_count uvm\_phase

get\_schedule uvm\_component uvm\_phase

get\_schedule\_name uvm\_phase

get\_scope uvm\_resource\_base

get\_sequence\_id uvm\_sequence\_item

get\_sequence\_path uvm\_sequence\_item

get\_sequence\_state uvm\_sequence\_base

#### get\_sequencer

uvm\_reg\_map uvm\_sequence\_item

get\_server uvm\_report\_server

get\_severity uvm\_report\_catcher

get\_severity\_count uvm\_report\_server

get\_size uvm\_mem uvm\_vreg

get\_start\_offset uvm\_mem\_region

get\_state uvm\_phase

get\_streaming\_width uvm\_tlm\_generic\_payload

get\_submap\_offset uvm\_reg\_map

get\_submaps uvm\_reg\_map

get\_threshold uvm\_barrier

get\_tool\_name uvm\_cmdline\_processor

get\_tool\_version uvm\_cmdline\_processor

get\_tr\_handle uvm\_transaction

get\_transaction\_id uvm\_transaction

get\_trigger\_data uvm\_event

get\_trigger\_time uvm\_event

get\_type uvm\_object uvm\_resource#(T)

# get\_type\_handle

uvm\_resource#(T) uvm\_resource\_base uvm\_tlm\_extension\_base

get\_type\_handle\_name uvm\_tlm\_extension\_base

### get\_type\_name

uvm\_callback uvm\_component\_registry#(T,Tname) uvm\_object uvm\_object\_registry#(T,Tname) uvm\_object\_string\_pool#(T) uvm\_object\_wrapper uvm\_port\_base#(IF)

#### get\_use\_response\_handler

uvm\_sequence\_base

#### get\_use\_sequence\_info uvm\_sequence\_item

#### get\_uvmargs

uvm\_cmdline\_processor

#### get\_verbosity

uvm\_report\_catcher

# get\_verbosity\_level

uvm\_report\_handler

get\_vfield\_by\_name uvm\_mem uvm\_reg\_block

#### get\_virtual\_fields

uvm\_mem uvm\_reg\_block uvm\_reg\_map

#### get\_virtual\_registers

uvm\_mem uvm\_mem\_region uvm\_reg\_block uvm\_reg\_map

# get\_vreg\_by\_name

uvm\_mem uvm\_reg\_block

#### get\_vreg\_by\_offset uvm\_mem

Global Declarations for the Register Layer global\_stop\_request Globals

base/uvm\_globals.svh tlm2/tlm2\_generic\_payload.svh tlm2/tlm2\_ifs.svh

#### grab

uvm\_sequence\_base
uvm\_sequencer\_base

# Η

has\_child uvm\_component

#### has\_coverage uvm\_mem

uvm\_reg uvm\_reg\_block

# has\_do\_available

uvm\_sequencer\_base uvm\_sqr\_if\_base#(REQ,RSP)

# has\_hdl\_path

uvm\_mem uvm\_reg uvm\_reg\_block uvm\_reg\_file

#### has\_lock

uvm\_sequence\_base
uvm\_sequencer\_base

#### has\_reset

uvm\_reg uvm\_reg\_field

#### **HDL Access**

uvm\_mem uvm\_vreg uvm\_vreg\_field

# HDL Paths Checking Test Sequence header

uvm\_printer\_knobs

#### hex\_radix uvm\_printer\_knobs

# **Hierarchical Reporting Interface**

uvm\_component

# **Hierarchy Interface**

uvm\_component

# Ι

#### ID

uvm\_tlm\_extension

#### id\_count

uvm\_report\_server

# Identification

uvm\_object

### identifier

uvm\_printer\_knobs uvm\_recorder

#### if overriding this method, always follow this pattern

uvm\_component

#### IMP binding classes IMP binding macros implement

uvm\_vreg

# in\_use

uvm\_mem\_mam\_policy

#### include\_coverage uvm\_reg

\_ \_ \_

uvm tlm time

# incr\_id\_count uvm\_report\_server

incr\_quit\_count
 uvm\_report\_server

# incr\_severity\_count uvm\_report\_server

indent

uvm\_printer\_knobs

#### info

uvm\_reg\_bus\_op

#### init\_access\_record

uvm\_resource\_base

## initialization

uvm\_vreg\_field

# Initialization

uvm\_mem uvm\_reg\_mam uvm\_reg\_block uvm\_reg\_field uvm\_reg\_fifo uvm\_reg\_file uvm\_reg\_map uvm\_vreg

#### insert

#### uvm\_queue#(T)

# **Interface Masks**

- Introspection
  - uvm\_mem uvm\_reg\_mam uvm\_reg\_block uvm\_reg\_field uvm\_reg\_fifo uvm\_reg\_file uvm\_reg\_map uvm\_vreg uvm\_vreg\_field

#### is

uvm\_phase

#### is\_active

uvm\_transaction

### is\_after

uvm\_phase

is\_auditing uvm\_resource\_options

# is\_auto\_updated

uvm\_reg\_backdoor

is\_before uvm\_phase

# is\_blocked

uvm\_sequence\_base
uvm\_sequencer\_base

# is\_busy

uvm\_reg

# is\_child

uvm\_sequencer\_base

is\_dmi\_allowed uvm\_tlm\_generic\_payload

is\_empty uvm tlm fifo

#### is\_enabled uvm\_callback

#### is\_export

uvm\_port\_base#(IF)
uvm\_port\_component\_base

### is\_full

uvm\_tlm\_fifo

# is\_grabbed uvm\_sequencer\_base

is\_hdl\_path\_root uvm\_reg\_block

#### is\_imp

uvm\_port\_base#(IF)
uvm\_port\_component\_base

#### is\_in\_map

uvm\_mem uvm\_reg

#### uvm\_vreg

# is\_indv\_accessible

uvm\_reg\_field
is\_item
uvm sequence base

uvm\_sequence\_item

# is\_known\_access

uvm\_reg\_field

# is\_locked

uvm\_reg\_block

# is\_null

uvm\_packer

#### is\_off uvm event

is\_on

uvm\_event

# is\_port

uvm\_port\_base#(IF)
uvm\_port\_component\_base

# is\_quit\_count\_reached

uvm\_report\_server

is\_read uvm\_tlm\_generic\_payload

# is\_read\_only

uvm\_resource\_base

## **is\_recording\_enabled** uvm\_transaction

is\_relevant uvm\_sequence\_base

# is\_response\_error

uvm\_tlm\_generic\_payload
is\_response\_ok

uvm\_tlm\_generic\_payload

# is\_unbounded uvm\_port\_base#(IF)

is\_volatile uvm\_reg\_field

# is\_write uvm\_tlm\_generic\_payload

issue uvm\_report\_catcher

# item\_done

uvm\_sqr\_if\_base#(REQ,RSP)

## Iterator interface uvm\_callbacks#(T,CB)



Jumping uvm\_phase

# Κ

# kill

uvm\_component uvm\_sequence\_base

## kind

uvm\_reg\_bus\_op uvm\_reg\_item

# knobs

uvm\_printer

# L

# last

uvm\_callback\_iter
uvm\_pool#(KEY,T)

## last\_req

uvm\_sequencer\_param\_base#(REQ,RSP)

# last\_rsp

uvm\_sequencer\_param\_base#(REQ,RSP)

# len

uvm\_mem\_mam\_policy

# lineno

uvm\_reg\_item

# local\_map

uvm\_reg\_item

# locality

uvm\_mem\_mam\_cfg

# locality\_e

uvm\_mem\_mam

# lock

uvm\_resource\_base
uvm\_sequence\_base
uvm\_sequencer\_base

# lock\_model

uvm\_reg\_block

# Locking Interface

uvm\_resource#(T)
uvm\_resource\_base

# lookup

uvm\_component

# Lookup

uvm\_resource\_pool

lookup\_name uvm\_resource\_pool

lookup\_regex uvm\_resource\_pool

lookup\_regex\_names uvm\_resource\_pool

lookup\_scope uvm\_resource\_pool

lookup\_type uvm\_resource\_pool

# Μ

m\_address uvm\_tlm\_generic\_payload

- m\_byte\_enable
   uvm\_tlm\_generic\_payload
- m\_byte\_enable\_length
   uvm\_tlm\_generic\_payload

m\_command
 uvm\_tlm\_generic\_payload

#### m\_data uvm\_tlm\_generic\_payload

m\_dmi uvm\_tlm\_generic\_payload

m\_length
 uvm\_tlm\_generic\_payload

m\_response\_status
 uvm\_tlm\_generic\_payload

m\_set\_hier\_mode uvm\_objection

m\_streaming\_width uvm\_tlm\_generic\_payload

## Macros

macros/uvm\_message\_defines.svh macros/uvm\_tlm\_defines.svh tlm2/tlm2\_defines.svh

main\_ph Pre-Defined Phases

main\_phase uvm\_component

## mam

uvm\_mem

map uvm\_reg\_item uvm\_reg\_predictor

Master and Slave master\_export uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

match\_scope

#### uvm\_resource\_base

#### max\_offset

uvm\_mem\_mam\_policy

#### max\_size

uvm port base#(IF)

#### mcd

uvm printer knobs

#### mem

uvm mem shared access seq uvm mem single access seg uvm\_mem\_single\_walk\_seq

### mem\_seq

uvm mem access seq uvm\_mem\_walk sea uvm\_reg\_mem\_shared\_access\_seq

#### Memory Access Test Sequence Memory Allocation Manager **Memory Management** uvm\_mem\_mam

#### Memory Walking-Ones Test Sequences Methods

Global uvm\_\*\_export#(REQ,RSP) uvm \* export#(T) uvm\_\*\_imp#(REQ,RSP,IMP,REQ\_IMP,RSP\_IMP) uvm \* imp#(T,IMP) uvm\_\*\_port#(REQ,RSP) uvm\_\*\_port#(T) uvm\_agent uvm algorithmic comparator#(BEFORE,AFTER,TRANSFORMER) uvm analysis export uvm\_analysis\_port uvm barrier uvm bottomup phase uvm built in pair#(T1,T2) uvm\_callback uvm callback iter uvm callbacks objection uvm comparer uvm\_component\_registry#(T,Tname) uvm config db#(T)uvm\_domain uvm\_driver#(REQ,RSP) uvm env uvm\_event uvm event callback uvm\_hdl\_path\_concat uvm heartbeat uvm in order comparator#(T,comp type,convert,pair type) uvm mem access seq uvm\_mem\_region uvm\_mem\_single\_walk\_seq uvm\_mem\_walk\_seq uvm monitor uvm object string pool#(T) uvm\_object\_wrapper uvm objection callback uvm\_pair#(T1,T2)

uvm\_pool#(KEY,T) uvm\_port\_base#(IF) uvm port component#(PORT) uvm port component base uvm\_printer\_knobs uvm\_push\_driver#(REQ,RSP) uvm\_push\_sequencer#(REQ,RSP) uvm queue#(T)uvm random stimulus#(T) uvm\_recorder uvm\_reg\_access\_seq uvm\_reg\_backdoor uvm\_reg\_bit\_bash\_seq uvm\_reg\_cbs uvm reg frontdoor uvm\_reg\_hw\_reset\_seq uvm\_reg\_indirect\_data uvm\_reg\_item uvm\_reg\_mem\_built\_in\_seq uvm reg mem shared access seg uvm\_reg\_predictor uvm req read only cbs uvm\_reg\_tlm\_adapter uvm\_reg\_write\_only\_cbs uvm report handler uvm report server uvm\_resource\_db uvm\_resource\_options uvm\_root uvm scoreboard uvm seq item pull imp#(REQ,RSP,IMP) uvm\_sequence#(REQ,RSP) uvm sequencer#(REQ,RSP) uvm\_sequencer\_base uvm\_sqr\_if\_base#(REQ,RSP) uvm subscriber uvm table printer uvm\_task\_phase uvm\_test uvm\_test\_done\_objection uvm tlm analysis fifo uvm tlm b initiator socket uvm\_tlm\_b\_target\_socket uvm tlm extension uvm\_tlm\_extension\_base uvm\_tlm\_fifo uvm tlm fifo base#(T) uvm tlm nb initiator socket uvm\_tlm\_nb\_passthrough\_target\_socket uvm\_tlm\_nb\_target\_socket uvm\_tlm\_nb\_transport\_bw\_export uvm\_tlm\_nb\_transport\_bw\_port uvm tlm reg rsp channel#(REQ,RSP) uvm\_tlm\_transport\_channel#(REQ,RSP) uvm topdown phase uvm\_transaction uvm tree printer uvm\_utils uvm vreg cbs uvm\_vreg\_field\_cbs

## Methods for printer subtyping

uvm\_printer

## Methods for printer usage

uvm\_printer

# mid\_do

uvm\_sequence\_base

# min\_offset

uvm\_mem\_mam\_policy

# min\_size

uvm\_port\_base#(IF)

# mirror

uvm\_reg\_block uvm\_reg\_field uvm\_reg\_fifo

# mirror\_reg

uvm\_reg\_sequence

# Miscellaneous

miscompares

uvm\_comparer

## mode

uvm\_mem\_mam\_cfg

#### model

uvm\_mem\_access\_seq uvm\_mem\_walk\_seq uvm\_reg\_access\_seq uvm\_reg\_bit\_bash\_seq uvm\_reg\_hw\_reset\_seq uvm\_reg\_mem\_built\_in\_seq uvm\_reg\_mem\_shared\_access\_seq uvm\_reg\_sequence

### Modifying the offset of a memory will make the abstract model

uvm\_mem

# Ν

**n\_bits** uvm\_reg\_bus\_op

# n\_bytes

uvm\_mem\_mam\_cfg

nb\_transport
 uvm\_tlm\_if\_base#(T1,T2)

#### nb\_transport\_bw uvm\_tlm\_if

**nb\_transport\_fw** uvm\_tlm\_if

## needs\_update

uvm\_reg\_block uvm\_reg\_field

new

```
uvm_*_export#(REQ,RSP)
uvm_*_export#(T)
uvm_*_imp#(REQ,RSP,IMP,REQ_IMP,RSP_IMP)
uvm_*_imp#(T,IMP)
uvm_*_port#(REQ,RSP)
uvm_*_port#(T)
uvm_agent
uvm algorithmic comparator#(BEFORE,AFTER,TRANSFORMER)
uvm analysis export
uvm_barrier
uvm bottomup phase
uvm_built_in_pair#(T1,T2)
uvm callback
uvm callback iter
uvm component
uvm_driver#(REQ,RSP)
uvm_env
uvm_event
uvm event callback
uvm heartbeat
uvm_line_printer
uvm mem
uvm_mem_mam
uvm_mem_single_walk_seq
uvm_monitor
uvm object
uvm_object_string_pool#(T)
uvm_objection
uvm_pair#(T1,T2)
uvm phase
uvm pool#(KEY,T)
uvm_port_base#(IF)
uvm_push_driver#(REQ,RSP)
uvm_push_sequencer#(REQ,RSP)
uvm_queue#(T)
uvm_random_stimulus#(T)
uvm_reg
uvm_reg_adapter
uvm_reg_backdoor
uvm_reg_block
uvm reg field
uvm reg fifo
uvm_reg_file
uvm_reg_frontdoor
uvm_reg_indirect_data
uvm_reg_item
uvm_reg_map
uvm_reg_predictor
uvm_reg_sequence
uvm_report_catcher
uvm_report_handler
uvm report object
uvm report server
uvm_resource_base
uvm scoreboard
uvm_seq_item_pull_imp#(REQ,RSP,IMP)
uvm sequence#(REQ,RSP)
uvm sequence base
uvm sequence item
uvm_sequencer#(REQ,RSP)
```

uvm\_sequencer\_base uvm\_sequencer\_param\_base#(REQ,RSP) uvm subscriber uvm\_table\_printer uvm\_task\_phase uvm\_test uvm\_test\_done\_objection uvm\_tlm\_analysis\_fifo uvm tlm b initiator socket uvm\_tlm\_b\_target\_socket uvm\_tlm\_extension uvm\_tlm\_extension\_base uvm\_tlm\_fifo uvm\_tlm\_fifo\_base#(T) uvm\_tlm\_generic\_payload uvm\_tlm\_nb\_initiator\_socket uvm\_tlm\_nb\_target\_socket uvm\_tlm\_nb\_transport\_bw\_export uvm\_tlm\_nb\_transport\_bw\_port uvm\_tlm\_req\_rsp\_channel#(REQ,RSP) uvm\_tlm\_time uvm\_tlm\_transport\_channel#(REQ,RSP) uvm\_topdown\_phase uvm\_transaction uvm\_tree\_printer uvm\_vreg uvm\_vreg\_field

#### next

uvm\_callback\_iter
uvm\_pool#(KEY,T)

Non-blocking get uvm\_tlm\_if\_base#(T1,T2)

# Non-blocking peek

uvm\_tlm\_if\_base#(T1,T2)

Non-blocking put uvm\_tlm\_if\_base#(T1,T2)

# Non-blocking transport

uvm\_tlm\_if\_base#(T1,T2)

Notification uvm\_resource\_base

#### num

uvm\_pool#(KEY,T)

# 0

Objection Control uvm\_objection

Objection Interface uvm\_component

Objection Mechanism Objection Status uvm\_objection

Objections oct\_radix uvm\_printer\_knobs

offset uvm\_reg\_item

# Ρ

# pack

uvm\_object

pack\_bytes uvm\_object

pack\_field uvm\_packer

pack\_field\_int uvm\_packer

pack\_ints uvm\_object

pack\_object uvm\_packer

pack\_real uvm\_packer

pack\_string uvm\_packer

pack\_time uvm\_packer

## Packing

uvm\_object uvm\_packer

# Packing Macros Packing-No Size Info Packing-With Size Info

pair\_ap

uvm\_in\_order\_comparator#(T,comp\_type,convert,pair\_type)

## parent

uvm\_reg\_item

### path

uvm\_reg\_item

## peek

uvm\_mem uvm\_mem\_region uvm\_reg uvm\_reg\_field uvm\_sqr\_if\_base#(REQ,RSP) uvm\_tlm\_if\_base#(T1,T2) uvm\_vreg uvm\_vreg\_field

#### peek\_mem

uvm\_reg\_sequence

# peek\_reg

uvm\_reg\_sequence

### phase\_ended

uvm\_component uvm\_phase

## phase\_started

uvm\_component uvm\_phase

# Phasing

base/uvm\_object\_globals.svh
base/uvm\_phases.svh

#### Phasing Implementation Phasing Interface

uvm\_component

## physical

uvm\_comparer uvm\_packer uvm\_recorder

## poke

uvm\_mem uvm\_mem\_region uvm\_reg uvm\_reg\_field uvm\_vreg uvm\_vreg\_field

## poke\_mem

uvm\_reg\_sequence

## poke\_reg

uvm\_reg\_sequence

## policy

uvm\_comparer

## **Policy Classes**

comps/uvm\_policies.svh policies.txt

# Pool Classes

pop\_back

uvm\_queue#(T)

# pop\_front

uvm\_queue#(T)

#### Port Base Classes Port Type Ports

```
uvm_algorithmic_comparator#(BEFORE,AFTER,TRANSFORMER)
uvm_driver#(REQ,RSP)
uvm_in_order_comparator#(T,comp_type,convert,pair_type)
uvm_push_driver#(REQ,RSP)
uvm_push_sequencer#(REQ,RSP)
uvm_random_stimulus#(T)
uvm_subscriber
uvm_tlm_analysis_fifo
uvm_tlm_fifo_base#(T)
uvm_tlm_req_rsp_channel#(REQ,RSP)
uvm_tlm_transport_channel#(REQ,RSP)
```

# Ports, Exports, and Imps post\_body

uvm\_sequence\_base

# POST\_BODY post\_configure\_ph

**Pre-Defined Phases** 

post\_configure\_phase

#### uvm\_component

## post\_do

uvm\_sequence\_base

post\_main\_ph Pre-Defined Phases

post\_main\_phase uvm component

post\_predict uvm\_reg\_cbs

#### post\_read

uvm\_mem uvm\_reg uvm\_reg\_backdoor uvm\_reg\_cbs uvm\_reg\_field uvm\_vreg uvm\_vreg\_cbs uvm\_vreg\_field uvm\_vreg\_field\_cbs

## post\_reset\_ph

**Pre-Defined Phases** 

# post\_reset\_phase

uvm\_component

post\_shutdown\_ph Pre-Defined Phases

# post\_shutdown\_phase

uvm\_component

# post\_trigger

uvm\_event\_callback

# post\_write

uvm\_mem uvm\_reg\_backdoor uvm\_reg\_cbs uvm\_reg\_field uvm\_vreg uvm\_vreg\_cbs uvm\_vreg\_field uvm\_vreg\_field\_cbs

#### Pre-Defined Phases pre\_abort

uvm\_component

pre\_body uvm\_sequence\_base

PRE\_BODY pre\_configure\_ph Pre-Defined Phases

pre\_configure\_phase uvm\_component

pre\_do uvm\_sequence\_base

pre\_main\_ph Pre-Defined Phases

pre\_main\_phase

## pre\_predict

uvm\_reg\_predictor

#### pre\_read

uvm\_mem uvm\_reg uvm\_reg\_backdoor uvm\_reg\_cbs uvm\_reg\_field uvm\_reg\_fifo uvm\_reg\_write\_only\_cbs uvm\_vreg uvm\_vreg\_cbs uvm\_vreg\_field uvm\_vreg\_field\_cbs

# pre\_reset\_ph

**Pre-Defined Phases** 

# pre\_reset\_phase

uvm\_component

# pre\_shutdown\_ph

Pre-Defined Phases

## pre\_shutdown\_phase uvm\_component

## pre\_trigger

uvm\_event\_callback

# pre\_write

uvm\_mem uvm\_reg uvm\_reg\_backdoor uvm\_reg\_cbs uvm\_reg\_field uvm\_reg\_fifo uvm\_reg\_read\_only\_cbs uvm\_vreg uvm\_vreg uvm\_vreg\_field uvm\_vreg\_field\_cbs

#### precedence

uvm\_resource\_base

### Predefined Component Classes Predefined Extensions predict

uvm\_reg

uvm\_reg\_field

### prefix

uvm\_printer\_knobs

#### prev

uvm\_callback\_iter
uvm\_pool#(KEY,T)

#### print

uvm\_factory uvm\_object

print\_accessors uvm\_resource\_base

print\_array\_footer

#### uvm\_printer

print\_array\_header uvm\_printer

print\_array\_range uvm\_printer

print\_catcher uvm\_report\_catcher

print\_config uvm\_component

print\_config\_matches uvm\_component

print\_config\_settings uvm\_component

print\_config\_with\_audit
 uvm\_component

print\_enabled uvm\_component

print\_generic uvm\_printer

print\_int uvm\_printer

print\_msg uvm\_comparer

print\_object uvm\_printer

print\_override\_info uvm\_component

print\_resources uvm\_resource\_pool

print\_string uvm\_printer

print\_time uvm\_printer

print\_topology uvm\_root

Printing uvm\_object

prior uvm\_reg\_item

Priority uvm\_resource#(T) uvm\_resource\_base

process\_report uvm\_report\_server

provides\_responses uvm\_reg\_adapter

push\_back
 uvm\_queue#(T)

push\_front
 uvm\_queue#(T)

put

```
uvm_sqr_if_base#(REQ,RSP)
uvm_tlm_if_base#(T1,T2)
```

# Put

put\_ap uvm\_tlm\_fifo\_base#(T)

put\_export
 uvm\_tlm\_fifo\_base#(T)

put\_request\_export
 uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

put\_response\_export
 uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)



qualify uvm\_test\_done\_objection

# R

#### raise\_objection

uvm\_objection uvm\_phase uvm\_test\_done\_objection

#### raised

uvm\_callbacks\_objection uvm\_component uvm\_objection uvm\_objection\_callback

#### read

uvm\_mem uvm\_mem\_region uvm\_reg uvm\_reg\_backdoor uvm\_reg\_field uvm\_reg\_fifo uvm\_resource#(T) uvm\_vreg uvm\_vreg\_field

Read-only Interface

uvm\_resource\_base

**Read/Write Interface** uvm\_resource#(T)

read\_by\_name uvm\_resource\_db

read\_by\_type uvm\_resource\_db

read\_func uvm\_reg\_backdoor

read\_mem uvm\_reg\_sequence

read\_mem\_by\_name uvm reg block

read\_reg uvm\_reg\_sequence

read\_reg\_by\_name uvm\_reg\_block

read\_with\_loc; uvm\_resource#(T)

reconfigure uvm\_mem\_mam

record uvm\_object

record\_error\_tr uvm\_component

record\_event\_tr

#### uvm\_component

record\_field uvm\_recorder

record\_field\_real uvm\_recorder

record\_generic uvm\_recorder

record\_object uvm\_recorder

record\_string uvm\_recorder

record\_time uvm\_recorder

Recording uvm\_object

Recording Interface

# Recording Macros recursion\_policy

uvm\_recorder

### reference

uvm\_printer\_knobs

reg\_ap

uvm\_reg\_predictor

#### reg\_seq

uvm\_reg\_access\_seq uvm\_reg\_bit\_bash\_seq uvm\_reg\_mem\_shared\_access\_seq

#### reg\_seqr

uvm\_reg\_sequence

## reg2bus

uvm\_reg\_adapter
uvm\_reg\_tlm\_adapter

## register

uvm\_factory

Register Access Test Sequences Register Callbacks Register Defines Register Layer Register Sequence and Predictor Classes Registering Types uvm\_factory

# release\_all\_regions

uvm\_mem\_mam

#### release\_region

uvm\_mem\_mam uvm\_mem\_region uvm\_vreg

#### remove

uvm\_heartbeat uvm\_reg\_read\_only\_cbs uvm\_reg\_write\_only\_cbs

report

#### uvm\_report\_handler

Report Macros report\_error\_hook uvm\_report\_object

report\_fatal\_hook uvm\_report\_object

report\_header uvm\_report\_object

report\_hook uvm\_report\_object

report\_info\_hook uvm\_report\_object

report\_ph Pre-Defined Phases

report\_phase uvm\_component

report\_summarize uvm\_report\_object

## report\_warning\_hook

uvm\_report\_object

# Reporting

Global base/uvm\_globals.svh base/uvm\_object\_globals.svh

uvm\_report\_catcher
uvm\_report\_object

#### Reporting Classes Reporting Interface

uvm\_sequence\_item

#### req\_export

uvm\_push\_driver#(REQ,RSP)

## req\_port

uvm\_push\_sequencer#(REQ,RSP)

## request\_ap

uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

#### request\_region uvm\_mem\_mam

avin\_mem\_man

# Requests

uvm\_sequencer\_param\_base#(REQ,RSP)

#### reseed

uvm\_object

# reserve\_region

uvm\_mem\_mam

#### reset

uvm\_barrier uvm\_event uvm\_reg\_block uvm\_reg\_field uvm\_reg\_map uvm\_tlm\_time uvm\_vreg

## reset\_blk

uvm\_mem\_access\_seq uvm\_mem\_walk\_seq uvm\_reg\_access\_seq uvm\_reg\_bit\_bash\_seq uvm\_reg\_hw\_reset\_seq uvm\_reg\_mem\_shared\_access\_seq

#### reset\_ph

**Pre-Defined Phases** 

# reset\_phase

uvm\_component

## reset\_quit\_count

uvm\_report\_server

reset\_report\_handler uvm\_report\_object

## reset\_severity\_counts

uvm\_report\_server

## resolve\_bindings

uvm\_component
uvm\_port\_base#(IF)

# Resources

Response API uvm\_sequence\_base

#### response\_ap

uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

# response\_handler

uvm\_sequence\_base

## Responses

uvm\_sequencer\_param\_base#(REQ,RSP)

#### result

uvm\_comparer

#### resume

uvm\_component

## rg

uvm\_reg\_shared\_access\_seq uvm\_reg\_single\_access\_seq uvm\_reg\_single\_bit\_bash\_seq

## rsp\_export

uvm\_sequencer\_param\_base#(REQ,RSP)

# rsp\_port

uvm\_driver#(REQ,RSP)
uvm\_push\_driver#(REQ,RSP)

# **Run-Time Schedule Global Variables**

Pre-Defined Phases

# run\_hooks

uvm\_report\_handler

run\_ph Pre-Defined Phases

# run\_phase

uvm\_component
uvm\_push\_sequencer#(REQ,RSP)

#### run\_test Global

uvm\_root

**rw\_info** uvm\_reg\_frontdoor S

#### sample

uvm\_mem uvm\_reg uvm\_reg\_block

# sample\_values

uvm\_reg\_block

## Schedule uvm\_phase

Scope Interface uvm resource base

# Seeding

uvm\_object

### send\_request

uvm\_sequence#(REQ,RSP) uvm\_sequence\_base uvm\_sequencer\_base uvm\_sequencer\_param\_base#(REQ,RSP)

#### separator

uvm\_printer\_knobs

## SEQ\_ARB\_FIFO SEQ\_ARB\_RANDOM SEQ\_ARB\_STRICT\_FIFO SEQ\_ARB\_STRICT\_RANDOM SEQ\_ARB\_USER SEQ\_ARB\_WEIGHTED

seq\_item\_export
 uvm\_sequencer#(REQ,RSP)

# seq\_item\_port uvm\_driver#(REQ,RSP)

## Sequence Action Macros Sequence Action Macros for Pre-Existing Sequences Sequence Classes Sequence Control uvm\_sequence\_base

Sequence Execution uvm\_sequence\_base

#### Sequence Item Execution uvm\_sequence\_base

Sequence Item Pull Ports Sequence Library Sequence on Sequencer Action Macros Sequence-Related Macros sequencer uvm\_reg\_frontdoor

Sequencer Classes Sequencer Port

#### Sequencer Subtypes Sequences set

uvm\_config\_db#(T)
uvm\_hdl\_path\_concat
uvm\_reg
uvm\_reg\_field
uvm\_reg\_fifo
uvm\_resource#(T)
uvm\_resource\_db
uvm\_resource\_pool

## Set

uvm\_resource\_pool

# set priority

uvm\_resource#(T)
uvm\_resource\_base

Set Priority uvm\_resource\_pool

# Set/Get Interface

uvm\_resource#(T)

set\_abstime uvm\_tlm\_time

#### set\_access uvm\_reg\_field

set\_action uvm\_report\_catcher

set\_address uvm\_tlm\_generic\_payload

set\_anonymous uvm\_resource\_db

set\_arbitration uvm\_sequencer\_base

set\_auto\_predict uvm\_reg\_map

set\_auto\_reset uvm barrier

# set\_backdoor

uvm\_mem uvm\_reg uvm\_reg\_block

set\_base\_addr uvm\_reg\_map

set\_byte\_enable
 uvm\_tlm\_generic\_payload

set\_byte\_enable\_length
 uvm\_tlm\_generic\_payload

set\_command uvm\_tlm\_generic\_payload

set\_compare uvm\_reg\_field uvm\_reg\_fifo

set\_config\_int Global

#### uvm\_component

# set\_config\_object

Global uvm\_component

## set\_config\_string

Global uvm\_component

# set\_coverage

uvm\_mem uvm\_reg uvm\_reg\_block

# set\_data

uvm\_tlm\_generic\_payload

set\_data\_length
 uvm\_tlm\_generic\_payload

#### set\_default uvm\_resource\_db

set\_default\_hdl\_path uvm\_reg\_block uvm\_reg\_file

set\_default\_index
 uvm\_port\_base#(IF)

set\_default\_map uvm\_reg\_block

set\_depth uvm\_sequence\_item

set\_dmi\_allowed uvm\_tlm\_generic\_payload

set\_domain uvm\_component

set\_drain\_time uvm\_objection

set\_extension uvm\_tlm\_generic\_payload

### set\_frontdoor uvm\_mem uvm\_reg

set\_global\_stop\_timeout
set\_global\_timeout
set\_hdl\_path\_root
 uvm\_reg\_block

set\_heartbeat uvm\_heartbeat

**set\_id** uvm\_report\_catcher

set\_id\_count uvm\_report\_server

set\_id\_info
 uvm\_sequence\_item

set\_initiator uvm\_transaction

set\_inst\_override

uvm\_component uvm\_component\_registry#(T,Tname) uvm\_object\_registry#(T,Tname)

set\_inst\_override\_by\_name
 uvm\_factory

set\_inst\_override\_by\_type
 uvm\_component

uvm\_factory

set\_int\_local uvm\_object

set\_max\_quit\_count
 uvm\_report\_server

set\_message uvm\_report\_catcher

set\_mode uvm\_heartbeat

set\_name uvm\_component uvm\_object

set\_name\_override uvm\_resource\_pool

set\_num\_last\_reqs
uvm\_sequencer\_param\_base#(REQ,RSP)

set\_num\_last\_rsps
uvm\_sequencer\_param\_base#(REQ,RSP)

set\_object\_local uvm\_object

set\_offset uvm\_mem uvm\_reg

set\_override
 uvm\_resource#(T)
 uvm\_resource\_pool

set\_parent\_sequence uvm\_sequence\_item

set\_phase\_imp uvm\_component

set\_priority uvm\_resource\_pool uvm\_sequence\_base

set\_priority\_name uvm\_resource\_pool

set\_priority\_type uvm\_resource\_pool

set\_quit\_count uvm\_report\_server

set\_read
 uvm\_tlm\_generic\_payload

set\_read\_only uvm\_resource\_base

set\_report\_default\_file
 uvm\_report\_object

set\_report\_default\_file\_hier
 uvm\_component

set\_report\_handler
 uvm\_report\_object

set\_report\_id\_action
 uvm\_report\_object

set\_report\_id\_action\_hier
 uvm\_component

set\_report\_id\_file
 uvm\_report\_object

set\_report\_id\_file\_hier
 uvm\_component

set\_report\_id\_verbosity
 uvm\_report\_object

set\_report\_id\_verbosity\_hier
 uvm component

set\_report\_max\_quit\_count
 uvm\_report\_object

set\_report\_severity\_action
 uvm\_report\_object

set\_report\_severity\_action\_hier
 uvm\_component

set\_report\_severity\_file
 uvm\_report\_object

set\_report\_severity\_file\_hier
 uvm\_component

set\_report\_severity\_id\_action
 uvm\_report\_object

set\_report\_severity\_id\_action\_hier
 uvm\_component

set\_report\_severity\_id\_file
 uvm\_report\_object

set\_report\_severity\_id\_file\_hier
 uvm\_component

set\_report\_severity\_id\_override
 uvm\_report\_object

set\_report\_severity\_id\_verbosity
 uvm\_report\_object

set\_report\_severity\_id\_verbosity\_hier
 uvm\_component

set\_report\_severity\_override
 uvm\_report\_object

set\_report\_verbosity\_level uvm\_report\_object

set\_report\_verbosity\_level\_hier
 uvm\_component

set\_reset uvm\_reg uvm\_reg\_field

set\_response\_queue\_depth
 uvm\_sequence\_base

# set\_response\_queue\_error\_report\_disabled

uvm\_sequence\_base

set\_response\_status uvm\_tlm\_generic\_payload

# set\_scope uvm\_resource\_base

set\_sequencer

uvm\_reg\_map uvm\_sequence\_item

set\_server uvm\_report\_server

set\_severity uvm\_report\_catcher

set\_severity\_count
 uvm\_report\_server

set\_streaming\_width uvm\_tlm\_generic\_payload

set\_string\_local uvm\_object

set\_submap\_offset uvm\_reg\_map

set\_threshold uvm\_barrier

set\_time\_resolution uvm\_tlm\_time

set\_timeout uvm\_root

set\_transaction\_id uvm\_transaction

# set\_type\_override

uvm\_component uvm\_component\_registry#(T,Tname) uvm\_object\_registry#(T,Tname) uvm\_resource\_pool

set\_type\_override\_by\_name
 uvm\_factory

set\_type\_override\_by\_type
 uvm component

uvm\_factory

set\_use\_sequence\_info
 uvm\_sequence\_item

set\_verbosity

uvm\_report\_catcher

set\_volatility uvm reg field

set write

uvm\_tlm\_generic\_payload

Setup

uvm\_report\_object

sev

uvm\_comparer

## Shared Register and Memory Access Test Sequences

show\_max uvm\_comparer

show\_radix
 uvm\_printer\_knobs

show\_root
 uvm\_printer\_knobs

shutdown\_ph Pre-Defined Phases

#### shutdown\_phase uvm\_component

uvin\_component

#### Simulation Control Singleton

uvm\_cmdline\_processor

#### size

uvm\_port\_base#(IF)
uvm\_printer\_knobs
uvm\_queue#(T)
uvm\_reg\_fifo
uvm\_tlm\_fifo

# slave\_export

uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

#### slices

uvm\_hdl\_path\_concat

# Special Overrides

uvm\_reg\_fifo

# spell\_check

uvm\_resource\_pool

# sprint

uvm\_object

# start

uvm\_heartbeat uvm\_sequence\_base

# start\_item

uvm\_sequence\_base uvm\_sequence\_item

start\_of\_simulation\_ph Pre-Defined Phases

# start\_of\_simulation\_phase uvm\_component

start\_offset uvm\_mem\_mam\_policy

# start\_phase\_sequence

uvm\_sequencer\_base

#### starting\_phase uvm\_sequence\_base

State

# uvm\_phase

status

uvm\_component uvm\_reg\_bus\_op uvm\_reg\_item

stop

uvm\_component uvm\_heartbeat

stop\_request
 uvm\_test\_done\_objection

#### stop\_sequences

uvm\_sequencer#(REQ,RSP)
uvm\_sequencer\_base

# stop\_stimulus\_generation uvm\_random\_stimulus#(T)

stop\_timeout
 uvm\_test\_done\_objection

# STOPPED

summarize uvm\_report\_server

summarize\_report\_catcher uvm report catcher

# supports\_byte\_enable

uvm\_reg\_adapter

suspend uvm\_component

sync

uvm\_phase

#### Synchronization uvm phase

Synchronization Classes

# Т

uvm\_callbacks#(T,CB)

## T1 first

т

uvm\_pair#(T1,T2)

# T2 second

uvm\_pair#(T1,T2)

# tests

uvm\_reg\_mem\_built\_in\_seq

TLM Channel Classes TLM Export Classes TLM FIFO Classes TLM Generic Payload&Extensions TLM IF Class TLM Implementation Port Declaration Macros tlm interfaces TLM Interfaces TLM Port Classes TLM Port Classes TLM Socket Base Classes TLM Sockets tlm transport methods uvm\_tlm\_if TLM1

TLM1 Interfaces,Ports,Exports and Transport Interfaces TLM2

## TLM2 Export Classes TLM2 imps(interface implementations) TLM2 Interfaces,Ports,Exports and Transport Interfaces Subset TLM2 ports Tool information

uvm\_cmdline\_processor

# top\_levels

uvm\_root

# tr\_handle

uvm\_recorder

## trace\_mode

uvm\_objection

#### transport

uvm\_tlm\_if\_base#(T1,T2)

#### Transport

transport\_export

uvm\_tlm\_transport\_channel#(REQ,RSP)

#### traverse

uvm\_bottomup\_phase uvm\_task\_phase uvm\_topdown\_phase

#### trigger

uvm\_event

## try\_get

uvm\_tlm\_if\_base#(T1,T2)

# try\_lock

uvm\_resource\_base

## try\_next\_item

uvm\_sqr\_if\_base#(REQ,RSP)

## try\_peek

uvm\_tlm\_if\_base#(T1,T2)

#### try\_put

uvm\_tlm\_if\_base#(T1,T2)

# try\_read\_with\_lock uvm\_resource#(T)

try\_write\_with\_lock uvm\_resource#(T)

## turn\_off\_auditing uvm\_resource\_options

turn\_on\_auditing uvm\_resource\_options

## **Type Interface** uvm\_resource#(T)

## Type&Instance Overrides uvm\_factory

**type\_name** uvm\_printer\_knobs

# Typedefs

Types Global uvm\_vreg\_cbs uvm\_vreg\_field\_cbs

# Types and Enumerations

U

#### ungrab

uvm\_sequence\_base
uvm\_sequencer\_base

### Unidirectional Interfaces&Ports UNINITIALIZED\_PHASE unlock

uvm\_resource\_base
uvm\_sequence\_base
uvm\_sequencer\_base

unpack

uvm\_object

unpack\_bytes uvm\_object

unpack\_field uvm\_packer

unpack\_field\_int uvm\_packer

unpack\_ints uvm\_object

unpack\_object uvm\_packer

unpack\_real uvm\_packer

unpack\_string uvm\_packer

unpack\_time uvm\_packer

Unpacking uvm\_object uvm\_packer

Unpacking Macros Unpacking-No Size Info Unpacking-With Size Info unsigned\_radix

uvm\_printer\_knobs

unsync

uvm\_phase

## update

uvm\_reg uvm\_reg\_block uvm\_reg\_fifo

update\_reg

uvm\_reg\_sequence

# Usage

Global uvm\_factory

uvm\_object\_registry#(T,Tname) use\_metadata uvm\_packer use\_response\_handler uvm sequence base use\_uvm\_seeding uvm object used uvm tlm fifo **User-Defined Phases** user\_priority\_arbitration uvm sequencer base Utility and Field Macros for Components and Objects **Utility Classes Utility Functions** uvm resource base **Utility Macros UVM Class Reference UVM Factory UVM HDL Backdoor Access support routines** uvm\_\*\_export#(REQ,RSP) uvm\_\*\_export#(T) uvm\_\*\_imp ports uvm\_\*\_imp#(REQ,RSP,IMP,REQ\_IMP,RSP\_IMP) uvm\_\*\_imp#(T,IMP) uvm\_\*\_port#(REQ,RSP) uvm\_\*\_port#(T) uvm\_access\_e uvm\_action uvm\_active\_passive\_enum uvm\_agent uvm\_algorithmic\_comparator#(BEFORE,AFTER,TRANSFORMER) uvm\_algorithmic\_comparator.svh UVM\_ALL\_DROPPED uvm\_analysis\_export uvm\_analysis\_imp uvm\_analysis\_port UVM\_BACKDOOR uvm barrier UVM\_BIG\_ENDIAN UVM\_BIG\_FIFO UVM\_BIN uvm\_bits\_to\_string uvm\_bitstream\_t uvm\_bottomup\_phase uvm\_built\_in\_clone#(T) uvm\_built\_in\_comp#(T) uvm\_built\_in\_converter#(T) uvm\_built\_in\_pair#(T1,T2) **UVM CALL HOOK** uvm\_callback uvm\_callback\_defines.svh uvm\_callback\_iter uvm\_callbacks#(T,CB) uvm\_callbacks\_objection UVM\_CHECK uvm\_check\_e

uvm\_class\_clone#(T)

uvm\_class\_comp#(T) uvm\_class\_converter#(T) uvm\_cmdline\_processor uvm\_comparer UVM\_COMPLETED uvm\_component uvm\_component\_registry#(T,Tname) uvm\_config\_db#(T) UVM\_COUNT uvm\_coverage\_model\_e UVM\_CVR\_ADDR\_MAP UVM\_CVR\_ALL UVM\_CVR\_FIELD\_VALS UVM\_CVR\_REG\_BITS UVM DEC UVM\_DEEP uvm\_default\_comparer uvm\_default\_line\_printer uvm\_default\_packer UVM\_DEFAULT\_PATH uvm\_default\_printer uvm\_default\_recorder uvm\_default\_table\_printer uvm\_default\_tree\_printer UVM\_DISPLAY UVM\_DO\_ALL\_REG\_MEM\_TESTS UVM\_DO\_MEM\_ACCESS UVM\_DO\_MEM\_WALK UVM\_DO\_REG\_ACCESS UVM\_DO\_REG\_BIT\_BASH UVM\_DO\_REG\_HW\_RESET UVM\_DO\_SHARED\_ACCESS uvm\_domain uvm\_driver#(REQ,RSP) UVM\_DROPPED uvm\_elem\_kind\_e uvm\_endianness\_e UVM\_ENUM uvm\_env UVM\_EQ UVM\_ERROR uvm\_event uvm\_event\_callback UVM\_EXIT UVM\_EXPORT uvm\_factory UVM\_FATAL **UVM FIELD** UVM\_FORCED\_STOP UVM\_FRONTDOOR UVM\_FULL UVM\_GT UVM\_GTE UVM\_HAS\_X uvm\_hdl\_check\_path uvm\_hdl\_deposit uvm\_hdl\_force uvm\_hdl\_force\_time UVM\_HDL\_MAX\_WIDTH uvm\_hdl\_path\_concat

uvm\_hdl\_path\_slice uvm\_hdl\_read uvm\_hdl\_release uvm\_hdl\_release\_and\_read uvm\_heartbeat **UVM HEX** UVM\_HIER uvm\_hier\_e UVM HIGH UVM\_IMPLEMENTATION uvm\_in\_order\_built\_in\_comparator#(T) uvm\_in\_order\_class\_comparator#(T) uvm\_in\_order\_comparator#(T,comp\_type,convert,pair\_type) UVM\_INFO uvm\_is\_match UVM\_IS\_OK uvm\_line\_printer UVM\_LITTLE\_ENDIAN UVM\_LITTLE\_FIFO UVM\_LOG **UVM LOW** UVM\_LT UVM\_LTE UVM\_MEDIUM uvm\_mem UVM MEM uvm\_mem\_access\_seq uvm\_mem\_cb uvm\_mem\_cb\_iter uvm\_mem\_mam uvm\_mem\_mam\_cfg uvm\_mem\_mam\_policy uvm\_mem\_region uvm\_mem\_shared\_access\_seq uvm\_mem\_single\_access\_seq uvm\_mem\_single\_walk\_seq uvm\_mem\_walk\_seq uvm\_monitor UVM\_NE UVM\_NO\_ACTION UVM\_NO\_CHECK UVM\_NO\_COVERAGE UVM\_NO\_ENDIAN UVM\_NO\_HIER UVM\_NONE UVM\_NOT\_OK uvm\_object uvm\_object\_registry#(T,Tname) uvm\_object\_string\_pool#(T) uvm\_object\_wrapper uvm\_objection uvm\_objection\_callback uvm\_objection\_event UVM\_OCT uvm\_packer uvm\_pair classes uvm\_pair#(T1,T2) uvm\_path\_e uvm\_phase UVM\_PHASE\_BOTTOMUP

UVM\_PHASE\_CLEANUP UVM\_PHASE\_DOMAIN\_NODE UVM\_PHASE\_DONE **UVM PHASE DORMANT** UVM\_PHASE\_ENDED **UVM PHASE ENDSCHEDULE NODE** UVM\_PHASE\_EXECUTING UVM\_PHASE\_READY\_TO\_END UVM\_PHASE\_SCHEDULE\_NODE **UVM PHASE SCHEDULED** UVM\_PHASE\_STARTED uvm\_phase\_state UVM\_PHASE\_SYNCING UVM\_PHASE\_TASK UVM\_PHASE\_TOPDOWN uvm\_phase\_transition uvm\_phase\_type uvm\_pool#(KEY,T) UVM\_PORT uvm\_port\_base#(IF) uvm\_port\_component#(PORT) uvm\_port\_component\_base uvm\_port\_type\_e UVM\_PREDICT UVM\_PREDICT\_DIRECT uvm\_predict\_e UVM\_PREDICT\_READ UVM\_PREDICT\_WRITE uvm\_printer uvm\_printer\_knobs uvm\_push\_driver#(REQ,RSP) uvm\_push\_sequencer#(REQ,RSP) uvm\_queue#(T) uvm\_radix\_enum UVM\_RAISED uvm\_random\_stimulus#(T) **UVM READ** uvm\_recorder uvm\_recursion\_policy\_enum **UVM\_REFERENCE** uvm\_reg UVM REG uvm\_reg\_access\_seq uvm\_reg\_adapter uvm\_reg\_addr\_logic\_t uvm\_reg\_addr\_t uvm\_reg\_backdoor uvm\_reg\_bd\_cb uvm\_reg\_bd\_cb\_iter uvm\_reg\_bit\_bash\_seq uvm\_reg\_block uvm\_reg\_bus\_op uvm\_reg\_byte\_en\_t uvm\_reg\_cb uvm\_reg\_cb\_iter uvm\_reg\_cbs uvm\_reg\_cvr\_t uvm\_reg\_data\_logic\_t uvm\_reg\_data\_t uvm\_reg\_defines.svh

uvm\_reg\_field uvm\_reg\_field\_cb uvm\_reg\_field\_cb\_iter uvm\_reg\_fifo uvm\_reg\_file uvm\_reg\_frontdoor uvm\_reg\_hw\_reset\_seq uvm\_reg\_indirect\_data uvm\_reg\_item uvm\_reg\_map uvm\_reg\_mem\_access\_seq uvm\_reg\_mem\_built\_in\_seq uvm\_reg\_mem\_hdl\_paths\_seq uvm\_reg\_mem\_shared\_access\_seq uvm\_reg\_mem\_tests\_e uvm\_reg\_predictor uvm\_reg\_read\_only\_cbs uvm\_reg\_sequence uvm\_reg\_shared\_access\_seq uvm\_reg\_single\_access\_seq uvm\_reg\_single\_bit\_bash\_seq uvm\_reg\_tlm\_adapter uvm\_reg\_write\_only\_cbs uvm\_report\_catcher uvm\_report\_enabled Global uvm\_report\_object uvm\_report\_error Global uvm report catcher uvm report object uvm sequence item uvm\_report\_fatal Global uvm\_report\_catcher uvm report object uvm sequence item uvm\_report\_handler uvm\_report\_info Global uvm\_report\_catcher uvm report object uvm\_sequence\_item uvm\_report\_object uvm\_report\_server uvm\_report\_warning Global uvm report catcher uvm\_report\_object uvm\_sequence\_item **UVM\_RERUN** uvm\_resource#(T) uvm\_resource\_base uvm\_resource\_db uvm\_resource\_options uvm\_resource\_pool uvm\_resource\_types

uvm root

uvm\_scoreboard uvm\_seq\_item\_pull\_export#(REQ,RSP) uvm\_seq\_item\_pull\_imp#(REQ,RSP,IMP) uvm\_seq\_item\_pull\_port#(REQ,RSP) UVM\_SEQ\_LIB\_ITEM UVM\_SEQ\_LIB\_RAND UVM\_SEQ\_LIB\_RANDC UVM\_SEQ\_LIB\_USER uvm\_sequence#(REQ,RSP) uvm\_sequence\_base uvm\_sequence\_item uvm\_sequence\_lib\_mode uvm\_sequence\_state\_enum uvm\_sequencer#(REQ,RSP) uvm\_sequencer\_arb\_mode uvm\_sequencer\_base uvm\_sequencer\_param\_base#(REQ,RSP) uvm\_severity **UVM\_SHALLOW** UVM SKIPPED uvm\_split\_string uvm\_sqr\_if\_base#(REQ,RSP) uvm\_status\_e UVM\_STOP UVM\_STRING uvm\_string\_to\_bits uvm\_subscriber uvm\_table\_printer uvm\_task\_phase uvm\_test uvm\_test\_done uvm\_test\_done\_objection UVM\_TIME UVM\_TLM\_ACCEPTED UVM\_TLM\_ADDRESS\_ERROR\_RESPONSE uvm\_tlm\_analysis\_fifo uvm\_tlm\_b\_initiator\_socket uvm\_tlm\_b\_initiator\_socket\_base uvm\_tlm\_b\_passthrough\_initiator\_socket uvm\_tlm\_b\_passthrough\_initiator\_socket\_base uvm\_tlm\_b\_passthrough\_target\_socket uvm\_tlm\_b\_passthrough\_target\_socket\_base uvm\_tlm\_b\_target\_socket uvm\_tlm\_b\_target\_socket\_base uvm\_tlm\_b\_transport\_export uvm\_tlm\_b\_transport\_imp uvm\_tlm\_b\_transport\_port UVM\_TLM\_BURST\_ERROR\_RESPONSE UVM\_TLM\_BYTE\_ENABLE\_ERROR\_RESPONSE uvm\_tlm\_command\_e UVM\_TLM\_COMMAND\_ERROR\_RESPONSE UVM\_TLM\_COMPLETED uvm\_tlm\_extension uvm\_tlm\_extension\_base uvm\_tlm\_fifo uvm\_tlm\_fifo\_base#(T) UVM\_TLM\_GENERIC\_ERROR\_RESPONSE uvm\_tlm\_generic\_payload uvm\_tlm\_gp uvm\_tlm\_if

uvm\_tlm\_if\_base#(T1,T2) UVM\_TLM\_IGNORE\_COMMAND UVM\_TLM\_INCOMPLETE\_RESPONSE uvm\_tlm\_nb\_initiator\_socket uvm\_tlm\_nb\_initiator\_socket\_base uvm\_tlm\_nb\_passthrough\_initiator\_socket uvm\_tlm\_nb\_passthrough\_initiator\_socket\_base uvm\_tlm\_nb\_passthrough\_target\_socket uvm\_tlm\_nb\_passthrough\_target\_socket\_base uvm\_tlm\_nb\_target\_socket uvm\_tlm\_nb\_target\_socket\_base uvm\_tlm\_nb\_transport\_bw\_export uvm\_tlm\_nb\_transport\_bw\_imp uvm\_tlm\_nb\_transport\_bw\_port uvm\_tlm\_nb\_transport\_fw\_export uvm\_tlm\_nb\_transport\_fw\_imp uvm\_tlm\_nb\_transport\_fw\_port UVM\_TLM\_OK\_RESPONSE uvm\_tlm\_phase\_e UVM\_TLM\_READ\_COMMAND uvm\_tlm\_req\_rsp\_channel#(REQ,RSP) uvm\_tlm\_response\_status\_e uvm\_tlm\_sync\_e uvm\_tlm\_time uvm\_tlm\_transport\_channel#(REQ,RSP) UVM\_TLM\_UPDATED UVM\_TLM\_WRITE\_COMMAND uvm\_top uvm\_root uvm\_topdown\_phase uvm\_transaction uvm tree printer UVM\_UNSIGNED uvm\_utils uvm\_verbosity uvm\_void uvm\_vreg uvm\_vreg\_cb uvm vreg cbs uvm\_vreg\_cb\_iter uvm\_vreg\_cbs uvm\_vreg\_cbs uvm\_vreg\_field uvm\_vreg\_field\_cb uvm vreg field cbs

uvm\_vreg\_field\_cb\_iter
 uvm\_vreg\_field\_cbs

uvm\_vreg\_field\_cbs uvm\_wait\_for\_nba\_region uvm\_wait\_op UVM\_WARNING UVM\_WRITE

#### value

V

uvm\_reg\_field uvm\_reg\_item

#### Variables

Global uvm\_comparer uvm\_hdl\_path\_concat uvm line printer uvm\_mem\_access\_seq uvm mem mam cfg uvm\_mem\_mam\_policy uvm\_mem\_shared\_access\_seq uvm\_mem\_single\_access\_seq uvm mem single walk seq uvm\_mem\_walk\_seq uvm\_packer uvm\_pair#(T1,T2) uvm\_printer\_knobs uvm recorder uvm\_reg\_access\_seq uvm reg bit bash seg uvm\_reg\_bus\_op uvm\_reg\_frontdoor uvm\_reg\_hw\_reset\_seq uvm reg item uvm\_reg\_mem\_built\_in\_seq uvm\_reg\_mem\_hdl\_paths\_seq uvm\_reg\_mem\_shared\_access\_seq uvm\_reg\_predictor uvm reg shared access seg uvm\_reg\_single\_access\_seq uvm reg single bit bash seg uvm\_report\_server uvm root uvm\_sequencer#(REQ,RSP) uvm table printer uvm\_test\_done\_objection uvm transaction uvm\_tree\_printer

#### verbosity

uvm\_comparer

**Virtual Register Field Classes** 

## W

wait\_for uvm\_barrier uvm\_objection wait\_for\_change uvm\_reg\_backdoor

# wait\_for\_grant uvm\_sequence\_base uvm\_sequencer\_base

wait\_for\_item\_done
 uvm\_sequence\_base
 uvm\_sequencer\_base

wait\_for\_relevant uvm\_sequence\_base

wait\_for\_sequence\_state
 uvm\_sequence\_base

wait\_for\_sequences
 uvm\_sequencer\_base
 uvm\_sqr\_if\_base#(REQ,RSP)

wait\_for\_state uvm\_phase

wait\_modified
 uvm\_config\_db#(T)
 uvm\_resource\_base

wait\_off uvm\_event

wait\_on uvm\_event

wait\_ptrigger uvm\_event

wait\_ptrigger\_data uvm\_event

wait\_trigger uvm\_event

wait\_trigger\_data uvm\_event

Why is this necessary uvm\_tlm\_time

write

uvm\_analysis\_port uvm\_mem uvm\_mem\_region uvm\_reg uvm\_reg\_backdoor uvm\_reg\_field uvm\_reg\_fifo uvm\_resource#(T) uvm\_subscriber uvm\_tlm\_if\_base#(T1,T2) uvm\_vreg uvm\_vreg\_field

write\_by\_name uvm\_resource\_db

write\_by\_type uvm\_resource\_db

write\_mem uvm\_reg\_sequence write\_mem\_by\_name

uvm\_reg\_block

write\_reg uvm\_reg\_sequence

write\_reg\_by\_name uvm\_reg\_block

write\_with\_lock
 uvm\_resource#(T)

## **Class** Index

\$#! · 0-9 · A · B · C · D · E · F · G · H · I · J · K · L · M · N · O · P · Q · R · S · T · U · V · W · X · Y · Z

Ρ

Phasing Implementation Pre-Defined Phases

## U

**User-Defined Phases** uvm\_\*\_export#(REQ,RSP) uvm\_\*\_export#(T) uvm\_\*\_imp#(REQ,RSP,IMP,REQ\_IMP,RSP\_IMP) uvm\_\*\_imp#(T,IMP) uvm\_\*\_port#(REQ,RSP) uvm\_\*\_port#(T) uvm\_agent uvm\_algorithmic\_comparator#(BEFORE,AFTER,TRANSFORMER) uvm\_analysis\_export uvm\_analysis\_imp uvm\_analysis\_port uvm\_barrier uvm\_bottomup\_phase uvm\_built\_in\_clone#(T) uvm\_built\_in\_comp#(T) uvm\_built\_in\_converter#(T) uvm\_built\_in\_pair#(T1,T2) uvm\_callback uvm\_callback\_iter uvm\_callbacks#(T,CB) uvm\_callbacks\_objection uvm\_class\_clone#(T) uvm\_class\_comp#(T) uvm\_class\_converter#(T) uvm\_cmdline\_processor uvm\_comparer uvm\_component uvm\_component\_registry#(T,Tname) uvm\_config\_db#(T) uvm\_domain uvm\_driver#(REQ,RSP) uvm\_env uvm\_event uvm\_event\_callback uvm\_factory uvm\_hdl\_path\_concat uvm\_heartbeat uvm\_in\_order\_built\_in\_comparator#(T) uvm\_in\_order\_class\_comparator#(T) uvm\_in\_order\_comparator#(T,comp\_type,convert,pair\_type) uvm\_line\_printer uvm\_mem uvm\_mem\_access\_seq

uvm\_mem\_mam uvm\_mem\_mam\_cfg uvm\_mem\_mam\_policy uvm\_mem\_region uvm\_mem\_shared\_access\_seq uvm\_mem\_single\_access\_seq uvm\_mem\_single\_walk\_seq uvm\_mem\_walk\_seq uvm\_monitor uvm\_object uvm\_object\_registry#(T,Tname) uvm\_object\_string\_pool#(T) uvm\_object\_wrapper uvm\_objection uvm\_objection\_callback uvm\_packer uvm\_pair#(T1,T2) uvm\_phase uvm\_pool#(KEY,T) uvm\_port\_base#(IF) uvm\_port\_component#(PORT) uvm\_port\_component\_base uvm\_printer uvm\_printer\_knobs uvm\_push\_driver#(REQ,RSP) uvm\_push\_sequencer#(REQ,RSP) uvm\_queue#(T) uvm\_random\_stimulus#(T) uvm\_recorder uvm\_reg uvm\_reg\_access\_seq uvm\_reg\_adapter uvm\_reg\_backdoor uvm\_reg\_bit\_bash\_seq uvm\_reg\_block uvm\_reg\_bus\_op uvm\_reg\_cbs uvm\_reg\_field uvm\_reg\_fifo uvm\_reg\_file uvm\_reg\_frontdoor uvm\_reg\_hw\_reset\_seq uvm\_reg\_indirect\_data uvm\_reg\_item uvm\_reg\_map uvm\_reg\_mem\_access\_seq uvm\_reg\_mem\_built\_in\_seq uvm\_reg\_mem\_hdl\_paths\_seq uvm\_reg\_mem\_shared\_access\_seq uvm\_reg\_predictor uvm\_reg\_read\_only\_cbs uvm\_reg\_sequence uvm\_reg\_shared\_access\_seq uvm\_reg\_single\_access\_seq uvm\_reg\_single\_bit\_bash\_seq uvm\_reg\_tlm\_adapter uvm\_reg\_write\_only\_cbs uvm\_report\_catcher uvm\_report\_handler uvm\_report\_object

uvm\_report\_server uvm\_resource#(T) uvm\_resource\_base uvm\_resource\_db uvm\_resource\_options uvm\_resource\_pool uvm\_resource\_types uvm\_root uvm\_scoreboard uvm\_seq\_item\_pull\_export#(REQ,RSP) uvm\_seq\_item\_pull\_imp#(REQ,RSP,IMP) uvm\_seq\_item\_pull\_port#(REQ,RSP) uvm\_sequence#(REQ,RSP) uvm\_sequence\_base uvm\_sequence\_item uvm\_sequencer#(REQ,RSP) uvm\_sequencer\_base uvm\_sequencer\_param\_base#(REQ,RSP) uvm\_sqr\_if\_base#(REQ,RSP) uvm\_subscriber uvm\_table\_printer uvm\_task\_phase uvm\_test uvm\_test\_done\_objection uvm\_tlm\_analysis\_fifo uvm\_tlm\_b\_initiator\_socket uvm\_tlm\_b\_initiator\_socket\_base uvm\_tlm\_b\_passthrough\_initiator\_socket uvm\_tlm\_b\_passthrough\_initiator\_socket\_base uvm\_tlm\_b\_passthrough\_target\_socket uvm\_tlm\_b\_passthrough\_target\_socket\_base uvm\_tlm\_b\_target\_socket uvm\_tlm\_b\_target\_socket\_base uvm\_tlm\_b\_transport\_export uvm\_tlm\_b\_transport\_imp uvm\_tlm\_b\_transport\_port uvm\_tlm\_extension uvm\_tlm\_extension\_base uvm\_tlm\_fifo uvm\_tlm\_fifo\_base#(T) uvm\_tlm\_generic\_payload uvm\_tlm\_gp uvm\_tlm\_if uvm\_tlm\_if\_base#(T1,T2) uvm\_tlm\_nb\_initiator\_socket uvm\_tlm\_nb\_initiator\_socket\_base uvm\_tlm\_nb\_passthrough\_initiator\_socket uvm\_tlm\_nb\_passthrough\_initiator\_socket\_base uvm\_tlm\_nb\_passthrough\_target\_socket uvm\_tlm\_nb\_passthrough\_target\_socket\_base uvm\_tlm\_nb\_target\_socket uvm\_tlm\_nb\_target\_socket\_base uvm\_tlm\_nb\_transport\_bw\_export uvm\_tlm\_nb\_transport\_bw\_imp uvm\_tlm\_nb\_transport\_bw\_port uvm\_tlm\_nb\_transport\_fw\_export uvm\_tlm\_nb\_transport\_fw\_imp uvm\_tlm\_nb\_transport\_fw\_port uvm\_tlm\_req\_rsp\_channel#(REQ,RSP) uvm\_tlm\_time

uvm\_tlm\_transport\_channel#(REQ,RSP)
uvm\_topdown\_phase
uvm\_transaction
uvm\_tree\_printer
uvm\_utils
uvm\_vreg\_cbs
uvm\_vreg\_field
uvm\_vreg\_field\_cbs

# **File Index**

 $\$\#! \cdot 0 - 9 \cdot A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \cdot I \cdot J \cdot K \cdot L \cdot M \cdot N \cdot O \cdot P \cdot Q \cdot R \cdot S \cdot T \cdot \textbf{U} \cdot V \cdot W \cdot X \cdot Y \cdot Z$ 

## U

uvm_algorithmic_comparator.svh
uvm_callback_defines.svh
uvm_reg_defines.svh

\$#! · 0-9 · A · B · C · D · E · F · G · H · I · J · K · L · M · N · O · P · Q · R · S · T · U · V · W · X · Y · Z

## \$#!

`uvm\_add\_to\_sequence\_library `uvm\_analysis\_imp\_decl `uvm\_blocking\_get\_imp\_decl `uvm\_blocking\_get\_peek\_imp\_decl `uvm\_blocking\_master\_imp\_decl `uvm\_blocking\_peek\_imp\_decl `uvm\_blocking\_put\_imp\_decl `uvm\_blocking\_slave\_imp\_decl `uvm\_blocking\_transport\_imp\_decl `uvm\_component\_end `uvm\_component\_param\_utils `uvm\_component\_param\_utils\_begin `uvm\_component\_registry `uvm\_component\_utils `uvm\_component\_utils\_begin `uvm\_create `uvm\_create\_on `uvm\_declare\_p\_sequencer `uvm\_do `uvm\_do\_callbacks `uvm\_do\_callbacks\_exit\_on `uvm\_do\_obj\_callbacks `uvm\_do\_obj\_callbacks\_exit\_on `uvm\_do\_on `uvm\_do\_on\_pri `uvm\_do\_on\_pri\_with `uvm\_do\_on\_with `uvm\_do\_pri `uvm\_do\_pri\_with `uvm\_do\_with `uvm\_error `uvm\_error\_context `uvm\_fatal `uvm\_fatal\_context `uvm\_field\_aa\_int\_byte `uvm\_field\_aa\_int\_byte\_unsigned `uvm\_field\_aa\_int\_enumkey `uvm\_field\_aa\_int\_int `uvm\_field\_aa\_int\_int\_unsigned `uvm\_field\_aa\_int\_integer `uvm\_field\_aa\_int\_integer\_unsigned `uvm\_field\_aa\_int\_key `uvm\_field\_aa\_int\_longint `uvm\_field\_aa\_int\_longint\_unsigned `uvm\_field\_aa\_int\_shortint `uvm\_field\_aa\_int\_shortint\_unsigned `uvm\_field\_aa\_int\_string `uvm\_field\_aa\_object\_int `uvm\_field\_aa\_object\_string `uvm\_field\_aa\_string\_string `uvm\_field\_array\_enum `uvm\_field\_array\_int

uvm\_field\_array\_object uvm\_field\_array\_string `uvm\_field\_enum `uvm\_field\_event `uvm\_field\_int `uvm\_field\_object `uvm\_field\_queue\_enum `uvm\_field\_queue\_int `uvm\_field\_queue\_object `uvm\_field\_queue\_string `uvm\_field\_real `uvm\_field\_sarray\_enum `uvm\_field\_sarray\_int `uvm\_field\_sarray\_object `uvm\_field\_sarray\_string `uvm\_field\_string `uvm\_field\_utils\_begin `uvm\_field\_utils\_end `uvm\_get\_imp\_decl `uvm\_get\_peek\_imp\_decl `uvm\_info `uvm\_info\_context `uvm\_master\_imp\_decl **`UVM\_MAX\_STREAMBITS** `uvm\_nonblocking\_get\_imp\_decl `uvm\_nonblocking\_get\_peek\_imp\_decl `uvm\_nonblocking\_master\_imp\_decl `uvm\_nonblocking\_peek\_imp\_decl `uvm\_nonblocking\_put\_imp\_decl `uvm\_nonblocking\_slave\_imp\_decl `uvm\_nonblocking\_transport\_imp\_decl `uvm\_object\_param\_utils `uvm\_object\_param\_utils\_begin `uvm\_object\_registry `uvm\_object\_utils `uvm\_object\_utils\_begin `uvm\_object\_utils\_end `uvm\_pack\_array `uvm\_pack\_arrayN `uvm\_pack\_enum `uvm\_pack\_enumN `uvm\_pack\_int `uvm\_pack\_intN `uvm\_pack\_queue `uvm\_pack\_queueN `uvm\_pack\_real `uvm\_pack\_sarray `uvm\_pack\_sarrayN `uvm\_pack\_string `uvm\_peek\_imp\_decl `uvm\_put\_imp\_decl `uvm\_rand\_send `uvm\_rand\_send\_pri `uvm\_rand\_send\_pri\_with `uvm\_rand\_send\_with `uvm\_record\_attribute `uvm\_record\_field **`UVM\_REG\_ADDR\_WIDTH `UVM\_REG\_BYTENABLE\_WIDTH `UVM\_REG\_CVR\_WIDTH** 

UVM\_REG\_DATA\_WIDTH `uvm\_register\_cb `uvm\_send `uvm\_send\_pri `uvm\_sequence\_library\_utils `uvm\_set\_super\_type `uvm\_slave\_imp\_decl UVM\_TLM\_B\_MASK **`UVM\_TLM\_B\_TRANSPORT\_IMP `UVM\_TLM\_FUNCTION\_ERROR `UVM\_TLM\_NB\_BW\_MASK `UVM\_TLM\_NB\_FW\_MASK `UVM\_TLM\_NB\_TRANSPORT\_BW\_IMP `UVM\_TLM\_NB\_TRANSPORT\_FW\_IMP `UVM\_TLM\_TASK\_ERROR** `uvm\_transport\_imp\_decl `uvm\_unpack\_array `uvm\_unpack\_arrayN `uvm\_unpack\_enum `uvm\_unpack\_enumN `uvm\_unpack\_int `uvm\_unpack\_intN `uvm\_unpack\_queue `uvm\_unpack\_queueN `uvm\_unpack\_real `uvm\_unpack\_sarray `uvm\_unpack\_sarrayN `uvm\_unpack\_string `uvm\_warning `uvm\_warning\_context

## **Method Index**

## A

#### accept\_tr

uvm\_component uvm\_transaction

#### add

uvm\_callbacks#(T,CB)
uvm\_heartbeat
uvm\_pool#(KEY,T)
uvm\_reg\_read\_only\_cbs
uvm\_reg\_write\_only\_cbs

#### add\_by\_name

uvm\_callbacks#(T,CB)

## add\_callback

uvm\_event

#### add\_coverage

uvm\_mem uvm\_reg uvm\_reg\_block

#### add\_hdl\_path

uvm\_mem uvm\_reg uvm\_reg\_block uvm\_reg\_file

### add\_hdl\_path\_slice

uvm\_mem uvm\_reg

#### add\_mem

uvm\_reg\_map

add\_path uvm\_hdl\_path\_concat

#### add\_phase uvm\_phase

add\_reg uvm\_reg\_map

#### add\_schedule uvm\_phase

add\_slice uvm\_hdl\_path\_concat

add\_submap uvm\_reg\_map

adjust\_name uvm\_printer

#### all\_dropped

uvm\_callbacks\_objection uvm\_component uvm\_objection uvm\_objection\_callback

#### uvm\_test\_done\_objection

allocate

uvm\_vreg

apply\_config\_settings uvm\_component

## В

#### **b\_transport** uvm\_tlm\_if

uvin\_un\_i

backdoor\_read uvm\_mem uvm\_reg

## backdoor\_read\_func

uvm\_mem uvm\_reg

backdoor\_watch uvm\_reg

## backdoor\_write

uvm\_mem uvm\_reg

#### begin\_child\_tr

uvm\_component uvm\_transaction

#### begin\_tr

uvm\_component uvm\_transaction

#### body

uvm\_mem\_access\_seq uvm\_mem\_single\_walk\_seq uvm\_mem\_walk\_seq uvm\_reg\_access\_seq uvm\_reg\_bit\_bash\_seq uvm\_reg\_mem\_built\_in\_seq uvm\_reg\_mem\_shared\_access\_seq uvm\_reg\_sequence uvm\_sequence\_base

#### build\_coverage

uvm\_mem uvm\_reg uvm\_reg\_block

#### build\_phase

uvm\_component

#### burst\_read

uvm\_mem uvm\_mem\_region

### burst\_write

uvm\_mem uvm\_mem\_region

#### bus2reg

uvm\_reg\_adapter uvm\_reg\_tlm\_adapter С

#### callback\_mode

uvm\_callback

## can\_get uvm\_tlm\_if\_base#(T1,T2)

can\_peek
 uvm\_tlm\_if\_base#(T1,T2)

## can\_put uvm\_tlm\_if\_base#(T1,T2)

cancel uvm\_barrier uvm\_event

#### capacity uvm\_reg\_fifo

catch uvm\_report\_catcher

#### check\_config\_usage uvm\_component

check\_data\_width

uvm\_reg\_block

## check\_phase

uvm\_component uvm\_reg\_predictor

## clear\_extension

uvm\_tlm\_generic\_payload

## clear\_extensions

uvm\_tlm\_generic\_payload

#### clear\_hdl\_path

uvm\_mem uvm\_reg uvm\_reg\_block uvm\_reg\_file

#### clear\_response\_queue

uvm\_sequence\_base

clone uvm\_object

compare uvm\_object

#### compare\_field uvm comparer

compare\_field\_int

uvm\_comparer

compare\_field\_real uvm\_comparer

compare\_object uvm\_comparer

compare\_string uvm\_comparer

#### compose\_message

uvm\_report\_server

#### configure

uvm\_mem uvm\_reg\_block uvm\_reg\_field uvm\_reg\_file uvm\_reg\_indirect\_data uvm\_reg\_map uvm\_vreg uvm\_vreg\_field

#### configure\_phase

uvm\_component

#### connect

uvm\_port\_base#(IF)
uvm\_tlm\_nb\_passthrough\_target\_socket
uvm\_tlm\_nb\_target\_socket

#### Connect

uvm\_tlm\_b\_initiator\_socket uvm\_tlm\_b\_target\_socket uvm\_tlm\_nb\_initiator\_socket

#### connect\_phase

uvm\_component

#### convert2string

uvm\_mem\_mam uvm\_object uvm\_reg\_item uvm\_tlm\_generic\_payload

#### сору

uvm\_object

#### create

uvm\_component\_registry#(T,Tname)
uvm\_object
uvm\_object\_registry#(T,Tname)
uvm\_tlm\_extension\_base

#### create\_component

uvm\_component uvm\_component\_registry#(T,Tname) uvm\_object\_wrapper

#### create\_component\_by\_name uvm factory

#### create\_component\_by\_type uvm\_factory

create\_item uvm\_sequence\_base

## create\_map

uvm\_reg\_block

#### create\_object

uvm\_component uvm\_object\_registry#(T,Tname) uvm\_object\_wrapper

#### create\_object\_by\_name

uvm\_factory

create\_object\_by\_type uvm\_factory

current\_grabber uvm\_sequencer\_base

## D

debug\_connected\_to
 uvm\_port\_base#(IF)

debug\_create\_by\_name uvm\_factory

debug\_create\_by\_type uvm\_factory

debug\_provided\_to
 uvm\_port\_base#(IF)

decode

uvm\_reg\_cbs

decr uvm\_tlm\_time

define\_access uvm\_reg\_field

define\_phase\_schedule

uvm\_component

#### delete

uvm\_callbacks#(T,CB)
uvm\_object\_string\_pool#(T)
uvm\_pool#(KEY,T)
uvm\_queue#(T)

delete\_by\_name

uvm\_callbacks#(T,CB)

## delete\_callback

uvm\_event

die

uvm\_report\_object

disable\_recording uvm transaction

display

uvm\_callbacks#(T,CB)

display\_objections uvm\_objection

#### do\_accept\_tr

uvm\_component uvm\_transaction

do\_begin\_tr

uvm\_component uvm\_transaction

#### do\_block

uvm\_mem\_access\_seq uvm\_mem\_walk\_seq uvm\_reg\_access\_seq uvm\_reg\_bit\_bash\_seq

#### uvm\_reg\_mem\_shared\_access\_seq

#### do\_bus\_read uvm\_reg\_map

do\_bus\_write uvm\_reg\_map

## do\_compare

uvm\_object

#### do\_copy uvm\_object

uvm\_reg\_item

## do\_end\_tr

uvm\_component uvm\_transaction

#### do\_kill

uvm\_sequence\_base

## do\_kill\_all

uvm\_component

#### do\_pack uvm\_object

**do\_post\_read** uvm\_reg\_backdoor

do\_post\_write uvm\_reg\_backdoor

#### **do\_pre\_read** uvm\_reg\_backdoor

do\_pre\_write uvm\_reg\_backdoor

#### **do\_predict** uvm\_reg\_fifo

uvin\_ieg\_ind

## do\_print

uvm\_object uvm\_resource\_base

#### do\_read uvm\_reg\_map

do\_record uvm\_object

#### do\_reg\_item uvm\_reg\_sequence

do\_unpack uvm\_object

do\_write uvm\_reg\_map

## drop\_objection

uvm\_objection uvm\_phase uvm\_test\_done\_objection

#### dropped

uvm\_callbacks\_objection uvm\_component uvm\_objection uvm\_objection\_callback

#### dump

#### uvm\_resource\_db uvm\_resource\_pool

dump\_report\_state uvm\_report\_object

dump\_server\_state uvm\_report\_server

## Е

#### emit

uvm\_printer uvm\_table\_printer uvm\_tree\_printer

enable\_recording uvm transaction

#### encode

uvm\_reg\_cbs

end\_of\_elaboration\_phase uvm\_component

#### end\_tr

uvm\_component uvm\_transaction

exec\_func uvm\_phase

#### exec\_task uvm\_phase

execute

uvm\_bottomup\_phase uvm\_task\_phase uvm\_topdown\_phase

#### execute\_item

uvm\_sequencer\_base

#### exists

uvm\_config\_db#(T)
uvm\_pool#(KEY,T)

#### extract\_phase

uvm\_component

## F

final\_phase

uvm\_component

find

uvm\_phase uvm\_root

## find\_all

uvm\_root uvm\_utils

#### find\_block

#### uvm\_reg\_block

## find\_blocks

uvm\_reg\_block

#### find\_override\_by\_name

uvm\_factory

## find\_override\_by\_type uvm\_factory

## find\_unused\_resources

uvm\_resource\_pool

## finish\_item

uvm\_sequence\_base
uvm\_sequence\_item

#### first

uvm\_callback\_iter
uvm\_pool#(KEY,T)

#### flush

uvm\_in\_order\_comparator#(T,comp\_type,convert,pair\_type)
uvm\_tlm\_fifo

### for\_each

uvm\_mem\_mam

## force\_stop

uvm\_test\_done\_objection

## format\_action

uvm\_report\_handler

## format\_header

uvm\_printer

### format\_row

uvm\_printer

## G

#### generate\_stimulus

uvm\_random\_stimulus#(T)

#### get

uvm\_component\_registry#(T,Tname)
uvm\_config\_db#(T)
uvm\_object\_registry#(T,Tname)
uvm\_object\_string\_pool#(T)
uvm\_pool#(KEY,T)
uvm\_queue#(T)
uvm\_reg
uvm\_reg\_field
uvm\_reg\_fifo
uvm\_resource\_pool
uvm\_sqr\_if\_base#(REQ,RSP)
uvm\_tlm\_if\_base#(T1,T2)

#### get\_abstime

uvm\_tlm\_time

#### get\_accept\_time

uvm\_transaction

#### get\_access

uvm\_mem uvm\_reg\_field uvm\_vreg uvm\_vreg\_field

#### get\_action

uvm\_report\_catcher uvm\_report\_handler

### get\_adapter

uvm\_reg\_map

#### get\_address

uvm\_mem uvm\_reg uvm\_tlm\_generic\_payload uvm\_vreg

#### get\_addresses

uvm\_mem uvm\_reg

## get\_arbitration

uvm\_sequencer\_base

### get\_arg\_matches

uvm\_cmdline\_processor

#### get\_arg\_value uvm\_cmdline\_processor

get\_arg\_values

uvm\_cmdline\_processor

#### get\_args uvm\_cmdline\_processor

#### get\_auto\_predict

uvm\_reg\_map

#### get\_backdoor uvm\_mem

uvm\_reg uvm\_reg\_block

#### get\_base\_addr uvm\_reg\_map

get\_begin\_time

uvm\_transaction

get\_block\_by\_name uvm\_reg\_block

get\_blocks uvm\_reg\_block

## get\_by\_name

uvm\_resource#(T) uvm\_resource\_db uvm\_resource\_pool

### get\_by\_type

uvm\_resource#(T) uvm\_resource\_db uvm\_resource\_pool

get\_byte\_enable uvm\_tlm\_generic\_payload

get\_byte\_enable\_length uvm\_tlm\_generic\_payload

#### get\_cb uvm\_callback\_iter

get\_child uvm\_component

get\_children uvm component

get\_client uvm\_report\_catcher

get\_command uvm\_tlm\_generic\_payload

get\_common\_domain

get\_comp
 uvm\_port\_base#(IF)

get\_compare uvm\_reg\_field

get\_config uvm\_utils

get\_config\_int uvm\_component

get\_config\_object uvm\_component

get\_config\_string uvm\_component

get\_connected\_to uvm\_port\_component\_base

#### get\_coverage

uvm\_mem uvm\_reg uvm\_reg\_block

#### get\_current\_item

uvm\_sequence#(REQ,RSP) uvm\_sequencer\_param\_base#(REQ,RSP)

#### get\_data

uvm\_tlm\_generic\_payload

#### get\_data\_length

uvm\_tlm\_generic\_payload

get\_default\_hdl\_path uvm\_reg\_block uvm\_reg\_file

get\_default\_path uvm\_reg\_block

get\_depth uvm\_component

uvm\_sequence\_item

get\_domain uvm\_component

get\_drain\_time uvm\_objection

get\_end\_offset uvm\_mem\_region

get\_end\_time uvm\_transaction

get\_event\_pool uvm\_transaction

get\_extension uvm\_tlm\_generic\_payload

## get\_field\_by\_name

uvm\_reg uvm\_reg\_block uvm\_vreg

#### get\_fields

uvm\_reg\_block uvm\_reg\_map uvm\_vreg

get\_file\_handle uvm\_report\_handler

get\_first
 uvm\_callbacks#(T,CB)

get\_first\_child uvm\_component

get\_fname uvm\_report\_catcher

get\_frontdoor uvm\_mem uvm\_reg

get\_full\_hdl\_path uvm\_mem uvm\_reg\_block uvm\_reg\_file

#### get\_full\_name

uvm\_component uvm\_mem uvm\_object uvm\_port\_base#(IF) uvm\_reg uvm\_reg\_block uvm\_reg\_field uvm\_reg\_file uvm\_reg\_map uvm\_vreg uvm\_vreg\_field

#### get\_global

uvm\_pool#(KEY,T) uvm\_queue#(T)

#### get\_global\_pool

uvm\_object\_string\_pool#(T)
uvm\_pool#(KEY,T)

#### get\_global\_queue

uvm\_queue#(T)

#### get\_hdl\_path

uvm\_mem uvm\_reg uvm\_reg\_block uvm\_reg\_file

#### get\_hdl\_path\_kinds

uvm\_mem uvm\_reg

#### get\_highest\_precedence uvm\_resource#(T) uvm\_resource\_pool

get\_id uvm\_report\_catcher

## get\_id\_count

uvm\_report\_server

## get\_if

uvm\_port\_base#(IF)

#### get\_incr uvm\_vreg

get\_initiator uvm\_transaction

## get\_inst uvm\_cmdline\_processor

get\_inst\_count

#### uvm\_object get\_inst\_id

uvm\_object

get\_is\_active uvm\_agent

get\_jump\_target uvm\_phase

#### get\_last

uvm\_callbacks#(T,CB)

#### get\_len

uvm\_mem\_region

#### get\_line

uvm\_report\_catcher

#### get\_lsb\_pos uvm\_reg\_field

get\_lsb\_pos\_in\_register uvm\_vreg\_field

#### get\_map\_by\_name

uvm\_reg\_block

#### get\_maps

uvm\_mem uvm\_reg uvm\_reg\_block uvm\_vreg

## get\_max\_quit\_count

uvm\_report\_server

#### get\_max\_size

uvm\_mem uvm\_reg uvm\_reg\_field

#### get\_mem\_by\_name uvm\_reg\_block

get\_mem\_by\_offset uvm\_reg\_map

#### get\_memory

uvm\_mem\_mam uvm\_mem\_region uvm\_vreg

#### get\_message

uvm\_report\_catcher

### get\_n\_bits

uvm\_mem uvm\_reg uvm\_reg\_field uvm\_vreg\_field

#### get\_n\_bytes

uvm\_mem uvm\_mem\_region uvm\_reg uvm\_reg\_map uvm\_vreg

### get\_n\_maps

uvm\_mem uvm\_reg uvm\_vreg

#### get\_n\_memlocs uvm\_vreg

#### get\_name

uvm\_mem uvm\_object uvm\_port\_base#(IF) uvm\_reg uvm\_reg\_block uvm\_reg\_field uvm\_reg\_file uvm\_reg\_map uvm\_tlm\_time uvm\_vreg uvm\_vreg\_field

## get\_next uvm\_callbacks#(T,CB)

get\_next\_child uvm\_component

#### get\_next\_item

uvm\_sqr\_if\_base#(REQ,RSP)

get\_num\_children uvm\_component

get\_num\_extensions uvm\_tlm\_generic\_payload

get\_num\_last\_reqs
 uvm\_sequencer\_param\_base#(REQ,RSP)

#### get\_num\_last\_rsps

uvm\_sequencer\_param\_base#(REQ,RSP)

get\_num\_reqs\_sent
 uvm\_sequencer\_param\_base#(REQ,RSP)

get\_num\_rsps\_received
 uvm\_sequencer\_param\_base#(REQ,RSP)

get\_num\_waiters uvm\_barrier uvm\_event

get\_object\_type uvm\_object

get\_objection uvm\_phase

get\_objection\_count uvm\_objection

get\_objection\_total uvm\_objection

get\_objectors uvm\_objection

#### get\_offset

uvm\_mem uvm\_reg

get\_offset\_in\_memory uvm\_vreg

## get\_packed\_size

uvm\_packer

## get\_parent

uvm\_component uvm\_mem uvm\_phase uvm\_port\_base#(IF) uvm\_reg uvm\_reg\_block uvm\_reg\_field uvm\_reg\_file uvm\_reg\_map uvm\_vreg uvm\_vreg\_field

get\_parent\_map uvm\_reg\_map

get\_parent\_sequence uvm\_sequence\_item

get\_phase\_type uvm phase

get\_physical\_addresses uvm\_reg\_map

get\_plusargs uvm\_cmdline\_processor

get\_port
 uvm\_port\_component#(PORT)

get\_prev
uvm\_callbacks#(T,CB)

get\_priority uvm\_sequence\_base

get\_provided\_to
 uvm\_port\_component\_base

get\_quit\_count uvm\_report\_server

get\_radix\_str uvm\_printer\_knobs

get\_realtime uvm\_tlm\_time

get\_reg\_by\_name uvm\_reg\_block

get\_reg\_by\_offset uvm\_reg\_map

## get\_regfile

uvm\_reg uvm\_reg\_file

get\_region uvm\_vreg

get\_registers uvm\_reg\_block uvm\_reg\_map

get\_report\_action uvm\_report\_object

get\_report\_catcher uvm\_report\_catcher

get\_report\_file\_handle uvm\_report\_object

get\_report\_handler uvm\_report\_object

get\_report\_server uvm\_report\_object

get\_report\_verbosity\_level

#### uvm\_report\_object

#### get\_reset

uvm\_reg uvm reg field

get\_response uvm\_sequence#(REQ,RSP)

#### get\_response\_queue\_depth uvm\_sequence\_base

#### get\_response\_queue\_error\_report\_disabled

uvm\_sequence\_base

#### get\_response\_status uvm\_tlm\_generic\_payload

get\_response\_string uvm\_tlm\_generic\_payload

#### get\_rights

uvm\_mem uvm\_reg uvm\_vreg

#### get\_root\_blocks uvm\_reg\_block

get\_root\_map uvm\_reg\_map

get\_root\_sequence uvm sequence item

#### get\_root\_sequence\_name uvm sequence item

get\_run\_count uvm\_phase

#### get\_schedule uvm\_component uvm\_phase

get\_schedule\_name uvm phase

get\_scope uvm\_resource\_base

get\_sequence\_id uvm\_sequence\_item

get\_sequence\_path uvm\_sequence\_item

#### get\_sequence\_state uvm\_sequence\_base

get\_sequencer

uvm\_reg\_map uvm\_sequence\_item

get\_server uvm\_report\_server

get\_severity uvm\_report\_catcher

get\_severity\_count uvm\_report\_server

get\_size uvm\_mem

#### uvm\_vreg

get\_start\_offset uvm\_mem\_region

get\_state uvm\_phase

get\_streaming\_width uvm\_tlm\_generic\_payload

get\_submap\_offset uvm\_reg\_map

get\_submaps uvm\_reg\_map

get\_threshold uvm\_barrier

get\_tool\_name uvm\_cmdline\_processor

get\_tool\_version uvm\_cmdline\_processor

get\_tr\_handle uvm\_transaction

get\_transaction\_id uvm\_transaction

get\_trigger\_data uvm\_event

get\_trigger\_time uvm\_event

get\_type uvm object

uvm\_resource#(T)

## get\_type\_handle

uvm\_resource#(T) uvm\_resource\_base uvm\_tlm\_extension\_base

get\_type\_handle\_name uvm\_tlm\_extension\_base

## get\_type\_name

uvm\_callback uvm\_component\_registry#(T,Tname) uvm\_object uvm\_object\_registry#(T,Tname) uvm\_object\_string\_pool#(T) uvm\_object\_wrapper uvm\_port\_base#(IF)

get\_use\_response\_handler

uvm\_sequence\_base

#### get\_use\_sequence\_info

uvm\_sequence\_item

get\_uvmargs uvm\_cmdline\_processor

get\_verbosity uvm\_report\_catcher

get\_verbosity\_level uvm\_report\_handler

#### get\_vfield\_by\_name

uvm\_mem uvm\_reg\_block

#### get\_virtual\_fields

uvm\_mem uvm\_reg\_block uvm\_reg\_map

#### get\_virtual\_registers

uvm\_mem uvm\_mem\_region uvm\_reg\_block uvm\_reg\_map

#### get\_vreg\_by\_name

uvm\_mem uvm\_reg\_block

#### get\_vreg\_by\_offset uvm\_mem

#### global\_stop\_request grab

uvm\_sequence\_base
uvm\_sequencer\_base

## Η

#### has\_child

uvm\_component

#### has\_coverage

uvm\_mem uvm\_reg uvm\_reg\_block

## has\_do\_available

uvm\_sequencer\_base uvm\_sqr\_if\_base#(REQ,RSP)

#### has\_hdl\_path

uvm\_mem uvm\_reg uvm\_reg\_block uvm\_reg\_file

#### has\_lock

uvm\_sequence\_base
uvm\_sequencer\_base

#### has\_reset

uvm\_reg uvm\_reg\_field Ι

#### ID

uvm\_tlm\_extension

#### implement uvm\_vreg

## include\_coverage

uvm\_reg

#### incr uvm\_tlm\_time

incr\_id\_count

uvm\_report\_server

## incr\_quit\_count

uvm\_report\_server

## incr\_severity\_count

uvm\_report\_server

## init\_access\_record

uvm\_resource\_base

## insert

uvm\_queue#(T)

#### is

uvm\_phase

## is\_active

uvm\_transaction

#### is\_after uvm\_phase

is\_auditing

uvm\_resource\_options

## is\_auto\_updated

uvm\_reg\_backdoor

#### is\_before uvm\_phase

avin\_pilase

## is\_blocked

uvm\_sequence\_base
uvm\_sequencer\_base

#### is\_busy uvm\_reg

is\_child uvm\_sequencer\_base

## is\_dmi\_allowed uvm\_tlm\_generic\_payload

is\_empty uvm\_tlm\_fifo

## is\_enabled uvm\_callback

is\_export

uvm\_port\_base#(IF)
uvm\_port\_component\_base

#### is\_full

uvm\_tlm\_fifo

#### is\_grabbed

uvm\_sequencer\_base

#### is\_hdl\_path\_root

uvm\_reg\_block

#### is\_imp

uvm\_port\_base#(IF)
uvm\_port\_component\_base

#### is\_in\_map

uvm\_mem uvm\_reg uvm\_vreg

#### is\_indv\_accessible

uvm\_reg\_field

#### is\_item

uvm\_sequence\_base
uvm\_sequence\_item

#### is\_known\_access

uvm\_reg\_field

#### is\_locked uvm\_reg\_block

is\_null uvm\_packer

#### is\_off uvm\_event

is\_on uvm\_event

#### is\_port

uvm\_port\_base#(IF) uvm\_port\_component\_base

is\_quit\_count\_reached uvm\_report\_server

#### is\_read uvm\_tlm\_generic\_payload

is\_read\_only uvm\_resource\_base

#### **is\_recording\_enabled** uvm\_transaction

is\_relevant uvm\_sequence\_base

- is\_response\_error uvm\_tlm\_generic\_payload
- is\_response\_ok uvm\_tlm\_generic\_payload

is\_unbounded
 uvm\_port\_base#(IF)

is\_volatile uvm\_reg\_field

is\_write

uvm\_tlm\_generic\_payload

#### issue

uvm\_report\_catcher

item\_done
 uvm\_sqr\_if\_base#(REQ,RSP)

## J

jump uvm\_phase jump\_all

uvm\_phase

## Κ

## kill

uvm\_component uvm\_sequence\_base

## L

#### last

uvm\_callback\_iter uvm\_pool#(KEY,T)

#### last\_req

uvm\_sequencer\_param\_base#(REQ,RSP)

#### last\_rsp

uvm\_sequencer\_param\_base#(REQ,RSP)

#### lock

uvm\_resource\_base
uvm\_sequence\_base
uvm\_sequencer\_base

## lock\_model

uvm\_reg\_block

## lookup

uvm\_component

#### lookup\_name

uvm\_resource\_pool

## lookup\_regex

uvm\_resource\_pool

#### lookup\_regex\_names uvm\_resource\_pool

lookup\_scope uvm\_resource\_pool

#### lookup\_type uvm\_resource\_pool

## Μ

m\_set\_hier\_mode
 uvm\_objection
main\_phase
 uvm\_component
match\_scope
 uvm\_resource\_base
max\_size
 uvm\_port\_base#(IF)
mid\_do
 uvm\_sequence\_base
min\_size
 uvm\_port\_base#(IF)

#### mirror

uvm\_reg\_block uvm\_reg\_field uvm\_reg\_fifo

## mirror\_reg

uvm\_reg\_sequence

## Ν

```
nb_transport
    uvm_tlm_if_base#(T1,T2)
nb_transport_bw
    uvm_tlm_if
```

**nb\_transport\_fw** uvm\_tlm\_if

#### needs\_update

uvm\_reg uvm\_reg\_block uvm\_reg\_field

#### new

```
uvm * export#(REQ,RSP)
uvm_*_export#(T)
uvm_*_imp#(REQ,RSP,IMP,REQ_IMP,RSP_IMP)
uvm_*_imp#(T,IMP)
uvm_*_port#(REQ,RSP)
uvm_*_port#(T)
uvm_agent
uvm algorithmic comparator#(BEFORE,AFTER,TRANSFORMER)
uvm_analysis_export
uvm barrier
uvm_bottomup_phase
uvm built in pair#(T1,T2)
uvm callback
uvm callback iter
uvm_component
uvm_driver#(REQ,RSP)
```

uvm\_env uvm event uvm event callback uvm heartbeat uvm mem uvm\_mem\_mam uvm\_mem\_single\_walk\_seq uvm monitor uvm object uvm\_object\_string\_pool#(T) uvm objection uvm\_pair#(T1,T2) uvm phase uvm\_pool#(KEY,T) uvm\_port\_base#(IF) uvm\_push\_driver#(REQ,RSP) uvm\_push\_sequencer#(REQ,RSP) uvm\_queue#(T) uvm random stimulus#(T) uvm reg uvm\_reg\_adapter uvm reg backdoor uvm\_reg\_block uvm\_reg\_field uvm\_reg\_fifo uvm reg file uvm\_reg\_frontdoor uvm\_reg\_indirect\_data uvm\_reg\_item uvm\_reg\_map uvm reg predictor uvm\_reg\_sequence uvm\_report\_catcher uvm\_report\_handler uvm\_report\_object uvm report server uvm resource base uvm scoreboard uvm\_seq\_item\_pull\_imp#(REQ,RSP,IMP) uvm\_sequence#(REQ,RSP) uvm sequence base uvm sequence item uvm\_sequencer#(REQ,RSP) uvm sequencer base uvm\_sequencer\_param\_base#(REQ,RSP) uvm subscriber uvm task phase uvm test uvm\_test\_done\_objection uvm\_tlm\_analysis\_fifo uvm\_tlm\_b\_initiator\_socket uvm tlm b target socket uvm tlm extension uvm\_tlm\_extension\_base uvm tlm fifo uvm\_tlm\_fifo\_base#(T) uvm\_tlm\_generic\_payload uvm tlm nb initiator socket uvm tlm nb target socket uvm\_tlm\_nb\_transport\_bw\_export

```
uvm_tlm_nb_transport_bw_port
uvm_tlm_req_rsp_channel#(REQ,RSP)
uvm_tlm_time
uvm_tlm_transport_channel#(REQ,RSP)
uvm_topdown_phase
uvm_transaction
uvm_vreg
uvm_vreg_field
```

#### next

uvm\_callback\_iter uvm\_pool#(KEY,T)

#### num

uvm\_pool#(KEY,T)

### Ρ

pack

uvm\_object

#### pack\_bytes uvm\_object

pack\_field

uvm\_packer

pack\_field\_int uvm\_packer

pack\_ints uvm\_object

pack\_object uvm\_packer

pack\_real uvm\_packer

#### pack\_string uvm\_packer

pack\_time

uvm\_packer

#### peek

```
uvm_mem
uvm_mem_region
uvm_reg
uvm_reg_field
uvm_sqr_if_base#(REQ,RSP)
uvm_tlm_if_base#(T1,T2)
uvm_vreg
uvm_vreg_field
```

peek\_mem
 uvm\_reg\_sequence

peek\_reg
 uvm\_reg\_sequence

#### phase\_ended uvm\_component

uvm\_phase phase\_started

uvm\_component

uvm\_phase

#### poke

uvm\_mem uvm\_mem\_region uvm\_reg uvm\_reg\_field uvm\_vreg uvm\_vreg\_field

#### poke\_mem uvm\_reg\_sequence

poke\_reg
 uvm\_reg\_sequence

#### pop\_back

uvm\_queue#(T)

## pop\_front

uvm\_queue#(T)

post\_body
 uvm\_sequence\_base

## post\_configure\_phase

uvm\_component **post\_do** uvm\_sequence\_base

post\_main\_phase

uvm\_component

### post\_predict

uvm\_reg\_cbs

#### post\_read

uvm\_mem uvm\_reg\_backdoor uvm\_reg\_cbs uvm\_reg\_field uvm\_vreg uvm\_vreg\_cbs uvm\_vreg\_field uvm\_vreg\_field\_cbs

# post\_reset\_phase uvm\_component

post\_shutdown\_phase

uvm\_component

#### post\_trigger

uvm\_event\_callback

#### post\_write

uvm\_mem uvm\_reg\_backdoor uvm\_reg\_cbs uvm\_reg\_field uvm\_vreg uvm\_vreg\_cbs uvm\_vreg\_field uvm\_vreg\_field\_cbs

#### pre\_abort

uvm\_component

#### pre\_body

uvm\_sequence\_base

#### pre\_configure\_phase uvm\_component

pre\_do

uvm\_sequence\_base

#### pre\_main\_phase uvm\_component

#### pre\_predict

uvm\_reg\_predictor

#### pre\_read

uvm\_mem uvm\_reg uvm\_reg\_backdoor uvm\_reg\_cbs uvm\_reg\_field uvm\_reg\_fifo uvm\_reg\_write\_only\_cbs uvm\_vreg uvm\_vreg\_cbs uvm\_vreg\_field uvm\_vreg\_field\_cbs

#### pre\_reset\_phase

uvm\_component

#### pre\_shutdown\_phase

uvm\_component

#### pre\_trigger

uvm\_event\_callback

#### pre\_write

uvm\_mem uvm\_reg uvm\_reg\_backdoor uvm\_reg\_cbs uvm\_reg\_field uvm\_reg\_fifo uvm\_reg\_read\_only\_cbs uvm\_vreg uvm\_vreg\_cbs uvm\_vreg\_field uvm\_vreg\_field\_cbs

#### predict

uvm\_reg uvm\_reg\_field

#### prev

uvm\_callback\_iter
uvm\_pool#(KEY,T)

#### print

uvm\_factory uvm\_object

print\_accessors
 uvm\_resource\_base

print\_array\_footer uvm\_printer

print\_array\_header uvm\_printer print\_array\_range uvm\_printer

print\_catcher
 uvm\_report\_catcher

print\_config uvm\_component

print\_config\_settings uvm\_component

print\_config\_with\_audit
 uvm component

print\_generic uvm\_printer

print\_int uvm\_printer

print\_msg uvm\_comparer

print\_object uvm\_printer

print\_override\_info uvm\_component

print\_resources uvm\_resource\_pool

print\_string uvm\_printer

print\_time uvm\_printer

print\_topology uvm\_root

process\_report uvm\_report\_server

push\_back
 uvm\_queue#(T)

# push\_front uvm\_queue#(T)

put

uvm\_sqr\_if\_base#(REQ,RSP)
uvm\_tlm\_if\_base#(T1,T2)

# qualify uvm\_test\_done\_objection

# R

raise\_objection uvm\_objection uvm\_phase

uvm\_test\_done\_objection

#### raised

uvm\_callbacks\_objection uvm\_component uvm\_objection uvm\_objection\_callback

#### read

uvm\_mem uvm\_mem\_region uvm\_reg\_backdoor uvm\_reg\_field uvm\_reg\_fifo uvm\_resource#(T) uvm\_vreg uvm\_vreg\_field

### read\_by\_name

uvm\_resource\_db

### read\_by\_type

uvm\_resource\_db

read\_func uvm\_reg\_backdoor

#### read\_mem uvm\_reg\_sequence

read\_mem\_by\_name uvm\_reg\_block

read\_reg uvm\_reg\_sequence

read\_reg\_by\_name uvm\_reg\_block

read\_with\_loc; uvm\_resource#(T)

reconfigure uvm\_mem\_mam

record uvm\_object record\_error\_tr uvm\_component

record\_event\_tr uvm\_component

record\_field uvm\_recorder

record\_field\_real uvm\_recorder

record\_generic uvm\_recorder

record\_object uvm\_recorder

record\_string uvm\_recorder

record\_time uvm\_recorder

reg2bus uvm\_reg\_adapter uvm\_reg\_tlm\_adapter

register

uvm\_factory

release\_all\_regions uvm\_mem\_mam

release\_region uvm\_mem\_mam uvm\_mem\_region uvm\_vreg

remove

uvm\_heartbeat uvm\_reg\_read\_only\_cbs uvm\_reg\_write\_only\_cbs

report uvm\_report\_handler

report\_error\_hook uvm\_report\_object

report\_fatal\_hook uvm\_report\_object

report\_header uvm\_report\_object

report\_hook uvm\_report\_object

report\_info\_hook uvm\_report\_object

report\_phase uvm\_component

report\_summarize uvm\_report\_object

report\_warning\_hook uvm\_report\_object

request\_region uvm\_mem\_mam

reseed

#### uvm\_object

#### reserve\_region

uvm\_mem\_mam

#### reset

uvm\_barrier uvm\_event uvm\_reg uvm\_reg\_block uvm\_reg\_field uvm\_reg\_map uvm\_tlm\_time uvm\_vreg

#### reset\_blk

uvm\_mem\_access\_seq uvm\_mem\_walk\_seq uvm\_reg\_access\_seq uvm\_reg\_bit\_bash\_seq uvm\_reg\_hw\_reset\_seq uvm\_reg\_mem\_shared\_access\_seq

#### reset\_phase

uvm\_component

#### reset\_quit\_count

uvm\_report\_server

reset\_report\_handler uvm report object

#### reset\_severity\_counts uvm\_report\_server

#### resolve\_bindings

uvm\_component uvm\_port\_base#(IF)

#### response\_handler

uvm\_sequence\_base

#### resume

uvm\_component

#### run\_hooks

uvm\_report\_handler

#### run\_phase

uvm\_component
uvm\_push\_sequencer#(REQ,RSP)

## run\_test

Global uvm\_root S

#### sample

uvm\_mem uvm\_reg uvm\_reg\_block

#### sample\_values

uvm\_reg\_block

#### send\_request

uvm\_sequence#(REQ,RSP)
uvm\_sequence\_base
uvm\_sequencer\_base
uvm\_sequencer\_param\_base#(REQ,RSP)

#### set

uvm\_config\_db#(T)
uvm\_hdl\_path\_concat
uvm\_reg
uvm\_reg\_field
uvm\_reg\_fifo
uvm\_resource#(T)
uvm\_resource\_db
uvm\_resource\_pool

#### set priority

uvm\_resource#(T)
uvm\_resource\_base

#### set\_abstime

uvm\_tlm\_time

#### set\_access uvm\_reg\_field

set\_action
 uvm\_report\_catcher

set\_address
 uvm\_tlm\_generic\_payload

set\_anonymous uvm\_resource\_db

set\_arbitration uvm\_sequencer\_base

#### set\_auto\_predict uvm\_reg\_map

set\_auto\_reset uvm\_barrier

#### set\_backdoor uvm\_mem uvm\_reg

uvm\_reg\_block

set\_base\_addr uvm\_reg\_map set\_byte\_enable
 uvm\_tlm\_generic\_payload

set\_byte\_enable\_length uvm\_tlm\_generic\_payload

set\_command
 uvm\_tlm\_generic\_payload

set\_compare uvm\_reg\_field uvm\_reg\_fifo

set\_config\_int Global uvm\_component

set\_config\_object Global uvm\_component

set\_config\_string Global uvm\_component

set\_coverage uvm\_mem uvm\_reg uvm\_reg\_block

set\_data uvm\_tlm\_generic\_payload

set\_data\_length uvm\_tlm\_generic\_payload

set\_default uvm\_resource\_db

set\_default\_hdl\_path uvm\_reg\_block uvm\_reg\_file

set\_default\_index
 uvm\_port\_base#(IF)

set\_default\_map uvm\_reg\_block

set\_depth uvm\_sequence\_item

set\_dmi\_allowed
 uvm\_tlm\_generic\_payload

set\_domain uvm\_component

set\_drain\_time uvm\_objection

set\_extension uvm\_tlm\_generic\_payload

set\_frontdoor uvm\_mem uvm\_reg

set\_global\_stop\_timeout
set\_global\_timeout
set\_hdl\_path\_root
uvm\_reg\_block

#### set\_heartbeat

uvm\_heartbeat

#### set\_id

uvm\_report\_catcher

#### set\_id\_count

uvm\_report\_server

# set\_id\_info uvm\_sequence\_item

set\_initiator

# uvm\_transaction

set\_inst\_override
 uvm\_component
 uvm\_component\_registry#(T,Tname)
 uvm\_object\_registry#(T,Tname)

# set\_inst\_override\_by\_name uvm\_factory

set\_inst\_override\_by\_type
 uvm\_component
 uvm\_factory

#### set\_int\_local uvm\_object

set\_max\_quit\_count
 uvm\_report\_server

set\_message uvm\_report\_catcher

#### set\_mode uvm\_heartbeat

. .

#### set\_name uvm\_component

uvm\_object

#### set\_name\_override uvm\_resource\_pool

# set\_num\_last\_reqs

uvm\_sequencer\_param\_base#(REQ,RSP)

# set\_num\_last\_rsps uvm\_sequencer\_param\_base#(REQ,RSP)

set\_object\_local

uvm\_object

#### set\_offset uvm\_mem uvm\_reg

set\_override
 uvm resource#(T)

uvm\_resource\_pool

#### set\_parent\_sequence uvm\_sequence\_item

set\_phase\_imp uvm\_component

### set\_priority

uvm\_resource\_pool uvm\_sequence\_base

### set\_priority\_name

#### uvm\_resource\_pool

set\_priority\_type uvm\_resource\_pool

set\_quit\_count uvm\_report\_server

set\_read
 uvm\_tlm\_generic\_payload

set\_read\_only uvm\_resource\_base

set\_report\_default\_file
 uvm\_report\_object

set\_report\_default\_file\_hier
 uvm\_component

set\_report\_handler
 uvm\_report\_object

set\_report\_id\_action
 uvm report object

set\_report\_id\_action\_hier
 uvm\_component

set\_report\_id\_file
 uvm\_report\_object

set\_report\_id\_file\_hier
 uvm\_component

set\_report\_id\_verbosity
 uvm\_report\_object

set\_report\_id\_verbosity\_hier
 uvm\_component

set\_report\_max\_quit\_count
 uvm\_report\_object

set\_report\_severity\_action
 uvm\_report\_object

set\_report\_severity\_action\_hier
 uvm component

set\_report\_severity\_file
 uvm\_report\_object

set\_report\_severity\_file\_hier
 uvm\_component

set\_report\_severity\_id\_action
 uvm\_report\_object

set\_report\_severity\_id\_action\_hier
 uvm\_component

set\_report\_severity\_id\_file
 uvm\_report\_object

set\_report\_severity\_id\_file\_hier
 uvm\_component

set\_report\_severity\_id\_override
 uvm\_report\_object

set\_report\_severity\_id\_verbosity
 uvm\_report\_object

set\_report\_severity\_id\_verbosity\_hier
 uvm\_component

#### set\_report\_severity\_override

uvm\_report\_object

set\_report\_verbosity\_level

uvm\_report\_object

#### set\_report\_verbosity\_level\_hier

uvm\_component

#### set\_reset

uvm\_reg uvm\_reg\_field

### set\_response\_queue\_depth

uvm\_sequence\_base

# set\_response\_queue\_error\_report\_disabled uvm\_sequence\_base

set\_response\_status uvm tlm generic payload

set\_scope uvm resource base

#### set\_sequencer uvm\_reg\_map

uvm\_sequence\_item

set\_server uvm\_report\_server

set\_severity uvm\_report\_catcher

set\_severity\_count uvm\_report\_server

# set\_streaming\_width uvm\_tlm\_generic\_payload

set\_string\_local uvm\_object

set\_submap\_offset uvm\_reg\_map

#### set\_threshold uvm\_barrier

set\_time\_resolution uvm tlm time

#### set\_timeout uvm root

set\_transaction\_id uvm\_transaction

#### set\_type\_override

uvm\_component uvm\_component\_registry#(T,Tname) uvm\_object\_registry#(T,Tname) uvm\_resource\_pool

#### set\_type\_override\_by\_name uvm\_factory

set\_type\_override\_by\_type
 uvm\_component
 uvm\_factory

set\_use\_sequence\_info
 uvm\_sequence\_item

set\_verbosity

uvm\_report\_catcher

set\_volatility uvm\_reg\_field

set\_write
 uvm\_tlm\_generic\_payload

## shutdown\_phase

uvm\_component

#### size

uvm\_port\_base#(IF) uvm\_queue#(T) uvm\_reg\_fifo uvm\_tlm\_fifo

spell\_check uvm\_resource\_pool

#### sprint

uvm\_object

#### start

uvm\_heartbeat uvm\_sequence\_base

#### start\_item

uvm\_sequence\_base
uvm\_sequence\_item

start\_of\_simulation\_phase
 uvm\_component

start\_phase\_sequence uvm\_sequencer\_base

#### status

uvm\_component

#### stop

uvm\_component uvm\_heartbeat

stop\_request
 uvm\_test\_done\_objection

stop\_sequences
 uvm\_sequencer#(REQ,RSP)
 uvm\_sequencer\_base

## stop\_stimulus\_generation

uvm\_random\_stimulus#(T)

# summarize

uvm\_report\_server

# summarize\_report\_catcher

uvm\_report\_catcher

### suspend

uvm\_component

### sync

uvm\_phase

#### trace\_mode

uvm\_objection

#### transport

uvm\_tlm\_if\_base#(T1,T2)

#### traverse

uvm\_bottomup\_phase uvm\_task\_phase uvm\_topdown\_phase

#### trigger

uvm\_event

#### try\_get

uvm\_tlm\_if\_base#(T1,T2)

#### try\_lock uvm\_resource\_base

try\_next\_item
 uvm\_sqr\_if\_base#(REQ,RSP)

# try\_peek uvm\_tlm\_if\_base#(T1,T2)

try\_put

uvm\_tlm\_if\_base#(T1,T2)

# try\_read\_with\_lock uvm\_resource#(T)

**try\_write\_with\_lock** uvm\_resource#(T)

#### turn\_off\_auditing uvm\_resource\_options

### turn\_on\_auditing

uvm\_resource\_options

## U

#### ungrab

uvm\_sequence\_base
uvm\_sequencer\_base

#### unlock

uvm\_resource\_base
uvm\_sequence\_base
uvm\_sequencer\_base

#### unpack

uvm\_object

#### unpack\_bytes uvm object

unpack\_field uvm\_packer

#### unpack\_field\_int uvm\_packer

unpack\_ints uvm\_object

unpack\_object

uvm\_packer

#### unpack\_real uvm\_packer

unpack\_string uvm\_packer

#### unpack\_time uvm\_packer

unsync

uvm\_phase

#### update

uvm\_reg\_block uvm\_reg\_fifo

uvm\_reg\_sequence

#### use\_response\_handler uvm\_sequence\_base

used

uvm\_tlm\_fifo

# user\_priority\_arbitration uvm\_sequencer\_base

uvm\_bits\_to\_string uvm\_hdl\_check\_path uvm\_hdl\_deposit uvm\_hdl\_force uvm\_hdl\_force\_time uvm\_hdl\_read uvm\_hdl\_release

#### uvm\_hdl\_release\_and\_read uvm\_is\_match uvm\_report\_enabled Global

uvm\_report\_object

#### uvm\_report\_error

Global uvm\_report\_catcher uvm\_report\_object uvm\_sequence\_item

#### uvm\_report\_fatal

Global uvm\_report\_catcher uvm\_report\_object uvm\_sequence\_item

#### uvm\_report\_info

Global uvm\_report\_catcher uvm\_report\_object uvm\_sequence\_item

#### uvm\_report\_warning

Global uvm\_report\_catcher uvm\_report\_object uvm\_sequence\_item

uvm\_split\_string uvm\_string\_to\_bits uvm\_wait\_for\_nba\_region

# W

wait\_for uvm\_barrier uvm\_objection

wait\_for\_change uvm\_reg\_backdoor

wait\_for\_grant
 uvm\_sequence\_base
 uvm\_sequencer\_base

wait\_for\_item\_done
 uvm\_sequence\_base
 uvm\_sequencer\_base

wait\_for\_relevant uvm\_sequence\_base

wait\_for\_sequence\_state
 uvm\_sequence\_base

wait\_for\_sequences
 uvm\_sequencer\_base
 uvm\_sqr\_if\_base#(REQ,RSP)

wait\_for\_state uvm\_phase

wait\_modified
 uvm\_config\_db#(T)

#### uvm\_resource\_base

wait\_off uvm\_event

wait\_on uvm\_event

wait\_ptrigger uvm\_event

wait\_ptrigger\_data uvm\_event

wait\_trigger uvm\_event

wait\_trigger\_data

uvm\_event

#### write

uvm\_analysis\_port uvm\_mem uvm\_mem\_region uvm\_reg uvm\_reg\_backdoor uvm\_reg\_field uvm\_reg\_fifo uvm\_resource#(T) uvm\_subscriber uvm\_tlm\_if\_base#(T1,T2) uvm\_vreg uvm\_vreg\_field

write\_by\_name uvm resource db

write\_by\_type uvm\_resource\_db

write\_mem uvm\_reg\_sequence

write\_mem\_by\_name uvm\_reg\_block

write\_reg uvm\_reg\_sequence

write\_reg\_by\_name uvm\_reg\_block

write\_with\_lock
 uvm\_resource#(T)

# **Type Index**

 $\$\#! \cdot 0 - 9 \cdot \textbf{A} \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \cdot I \cdot J \cdot K \cdot \textbf{L} \cdot M \cdot N \cdot O \cdot P \cdot Q \cdot R \cdot S \cdot T \cdot \textbf{U} \cdot V \cdot W \cdot X \cdot Y \cdot Z$ 

## Α



locality\_e uvm\_mem\_mam

## U

uvm\_access\_e uvm\_action uvm\_active\_passive\_enum uvm\_bitstream\_t uvm\_check\_e uvm\_coverage\_model\_e uvm\_elem\_kind\_e uvm\_endianness\_e uvm\_hdl\_path\_slice uvm\_hier\_e uvm\_mem\_cb uvm\_mem\_cb\_iter uvm\_objection\_event uvm\_path\_e uvm\_phase\_state uvm\_phase\_transition uvm\_phase\_type uvm\_port\_type\_e uvm\_predict\_e uvm\_radix\_enum uvm\_recursion\_policy\_enum uvm\_reg\_addr\_logic\_t uvm\_reg\_addr\_t uvm\_reg\_bd\_cb uvm\_reg\_bd\_cb\_iter uvm\_reg\_byte\_en\_t uvm\_reg\_cb uvm\_reg\_cb\_iter uvm\_reg\_cvr\_t uvm\_reg\_data\_logic\_t uvm\_reg\_data\_t uvm\_reg\_field\_cb uvm\_reg\_field\_cb\_iter uvm\_reg\_mem\_tests\_e uvm\_sequence\_lib\_mode uvm\_sequence\_state\_enum

uvm\_sequencer\_arb\_mode uvm\_severity uvm\_status\_e uvm\_tlm\_command\_e uvm\_tlm\_phase\_e uvm\_tlm\_response\_status\_e uvm\_tlm\_sync\_e uvm\_verbosity uvm\_vreg\_cb uvm\_vreg\_cbs

uvm\_vreg\_cb\_iter uvm\_vreg\_cbs

uvm\_vreg\_field\_cb uvm\_vreg\_field\_cbs

uvm\_vreg\_field\_cb\_iter uvm\_vreg\_field\_cbs

uvm\_wait\_op

## \$#!

+UVM\_DUMP\_CMDLINE\_ARGS uvm cmdline processor

+UVM\_MAX\_QUIT\_COUNT uvm\_cmdline\_processor

+UVM\_OBJECTION\_TRACE uvm\_cmdline\_processor

+UVM\_PHASE\_TRACE uvm\_cmdline\_processor

+uvm\_set\_action uvm\_cmdline\_processor

+uvm\_set\_config\_int,+uvm\_set\_config\_string uvm\_cmdline\_processor

+uvm\_set\_inst\_override,+uvm\_set\_type\_override uvm\_cmdline\_processor

+uvm\_set\_severity uvm\_cmdline\_processor

+uvm\_set\_verbosity uvm\_cmdline\_processor

+UVM\_TESTNAME uvm\_cmdline\_processor

+UVM\_TIMEOUT uvm\_cmdline\_processor

+UVM\_VERBOSITY uvm\_cmdline\_processor



Α

uvm\_comparer uvm\_packer uvm\_recorder

abstractions uvm\_reg\_mem\_hdl\_paths\_seq

#### adapter

uvm\_reg\_predictor uvm\_reg\_sequence

#### addr

uvm\_reg\_bus\_op

**bd\_kind** uvm\_reg\_item

begin\_elements uvm\_printer\_knobs

begin\_event uvm\_transaction

**big\_endian** uvm\_packer

**bin\_radix** uvm\_printer\_knobs

**body** uvm\_reg\_hw\_reset\_seq

build\_ph Pre-Defined Phases

**bus\_in** uvm\_reg\_predictor

**byte\_en** uvm\_reg\_bus\_op

# С

check\_ph Pre-Defined Phases

check\_type uvm\_comparer

configure\_ph Pre-Defined Phases

connect\_ph Pre-Defined Phases

# D

data uvm\_reg\_bus\_op

dec\_radix uvm\_printer\_knobs

default\_alloc uvm\_mem\_mam

default\_map uvm\_reg\_block

default\_path uvm\_reg\_block

default\_precedence uvm\_resource\_base

default\_radix uvm\_printer\_knobs uvm\_recorder

depth

# Ε

### element

uvm\_reg\_item

element\_kind uvm\_reg\_item

enable\_print\_topology uvm\_root

enable\_stop\_interrupt uvm\_component

end\_elements uvm\_printer\_knobs

end\_event uvm\_transaction

end\_of\_elaboration\_ph Pre-Defined Phases

end\_offset uvm\_mem\_mam\_cfg

events uvm\_transaction

extension uvm\_reg\_item

extract\_ph Pre-Defined Phases

# F

fifo uvm\_reg\_fifo

final\_ph Pre-Defined Phases

finish\_on\_completion uvm\_root

fname uvm\_reg\_item

footer uvm\_printer\_knobs

full\_name uvm\_printer\_knobs

### Н

header uvm\_printer\_knobs

# Ι

### id\_count

uvm\_report\_server

### identifier

uvm\_printer\_knobs uvm\_recorder

#### in\_use

uvm\_mem\_mam\_policy

#### indent

uvm\_printer\_knobs

#### info

uvm\_reg\_bus\_op

# Κ



uvm\_reg\_bus\_op uvm\_reg\_item

#### knobs

uvm\_printer

# L

len uvm\_mem\_mam\_policy

#### lineno

uvm\_reg\_item

#### local\_map uvm\_reg\_item

locality uvm\_mem\_mam\_cfg

# Μ

m\_address uvm\_tlm\_generic\_payload

m\_byte\_enable
 uvm\_tlm\_generic\_payload

m\_byte\_enable\_length
 uvm\_tlm\_generic\_payload

m\_command

uvm\_tlm\_generic\_payload

#### m\_data

uvm\_tlm\_generic\_payload

#### m\_dmi

uvm\_tlm\_generic\_payload

## m\_length

uvm\_tlm\_generic\_payload

#### m\_response\_status uvm\_tlm\_generic\_payload

\_\_\_\_\_yene\_\_peyree

#### m\_streaming\_width uvm\_tlm\_generic\_payload

\_\_\_\_\_

## main\_ph

**Pre-Defined Phases** 

#### mam

uvm\_mem

#### map

uvm\_reg\_item uvm\_reg\_predictor

#### max\_offset

uvm\_mem\_mam\_policy

#### mcd

uvm\_printer\_knobs

#### mem

uvm\_mem\_shared\_access\_seq uvm\_mem\_single\_access\_seq uvm\_mem\_single\_walk\_seq

#### mem\_seq

uvm\_mem\_access\_seq uvm\_mem\_walk\_seq uvm\_reg\_mem\_shared\_access\_seq

#### min\_offset

uvm\_mem\_mam\_policy

#### miscompares

uvm\_comparer

#### mode

uvm\_mem\_mam\_cfg

#### model

uvm\_mem\_access\_seq uvm\_mem\_walk\_seq uvm\_reg\_access\_seq uvm\_reg\_bit\_bash\_seq uvm\_reg\_hw\_reset\_seq uvm\_reg\_mem\_built\_in\_seq uvm\_reg\_mem\_shared\_access\_seq uvm\_reg\_sequence

## Ν

n\_bits
 uvm\_reg\_bus\_op
n\_bytes

#### uvm\_mem\_mam\_cfg

#### new

uvm\_line\_printer uvm\_table\_printer uvm\_tree\_printer

## 0

oct\_radix uvm\_printer\_knobs

offset uvm\_reg\_item

# Ρ

parent uvm\_reg\_item

#### path

uvm\_reg\_item

#### physical

uvm\_comparer uvm\_packer uvm\_recorder

policy uvm\_comparer

post\_configure\_ph Pre-Defined Phases

post\_main\_ph Pre-Defined Phases

post\_reset\_ph Pre-Defined Phases

post\_shutdown\_ph Pre-Defined Phases

pre\_configure\_ph Pre-Defined Phases

pre\_main\_ph Pre-Defined Phases

pre\_reset\_ph Pre-Defined Phases

pre\_shutdown\_ph Pre-Defined Phases

precedence uvm\_resource\_base

prefix uvm\_printer\_knobs

print\_config\_matches uvm\_component

print\_enabled

uvm\_component

prior

uvm\_reg\_item

provides\_responses uvm\_reg\_adapter

# R

#### recursion\_policy

uvm\_recorder

#### reference

uvm\_printer\_knobs

#### reg\_ap

uvm\_reg\_predictor

#### reg\_seq

uvm\_reg\_access\_seq uvm\_reg\_bit\_bash\_seq uvm\_reg\_mem\_shared\_access\_seq

#### reg\_seqr

uvm\_reg\_sequence

#### report\_ph

Pre-Defined Phases

### reset\_ph

Pre-Defined Phases

#### result

uvm\_comparer

#### rg

uvm\_reg\_shared\_access\_seq uvm\_reg\_single\_access\_seq uvm\_reg\_single\_bit\_bash\_seq

#### run\_ph

Pre-Defined Phases

#### rw\_info

uvm\_reg\_frontdoor

# S

separator uvm\_printer\_knobs

# seq\_item\_export uvm\_sequencer#(REQ,RSP)

sequencer uvm\_reg\_frontdoor

#### sev

uvm\_comparer

show\_max uvm\_comparer

show\_radix

uvm\_printer\_knobs

# show\_root uvm\_printer\_knobs

shutdown\_ph Pre-Defined Phases

**size** uvm\_printer\_knobs

slices uvm\_hdl\_path\_concat

start\_of\_simulation\_ph Pre-Defined Phases

start\_offset
 uvm\_mem\_mam\_policy

starting\_phase uvm\_sequence\_base

status uvm\_reg\_bus\_op uvm\_reg\_item

stop\_timeout
 uvm\_test\_done\_objection

supports\_byte\_enable uvm\_reg\_adapter

# T1 first

uvm\_pair#(T1,T2)

T2 second uvm\_pair#(T1,T2)

#### tests

uvm\_reg\_mem\_built\_in\_seq

top\_levels uvm\_root

tr\_handle uvm\_recorder

type\_name uvm\_printer\_knobs

# U

Т

unsigned\_radix uvm\_printer\_knobs

use\_metadata uvm\_packer

use\_uvm\_seeding uvm\_object

uvm\_default\_comparer
uvm\_default\_line\_printer

uvm\_default\_packer uvm\_default\_printer uvm\_default\_recorder uvm\_default\_table\_printer uvm\_default\_tree\_printer UVM\_HDL\_MAX\_WIDTH uvm\_test\_done uvm\_top uvm\_root

# V

#### value


uvm\_reg\_field uvm\_reg\_item

# verbosity

uvm\_comparer

# **Constant Index**

 $\$\#! \cdot 0 - 9 \cdot A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \cdot I \cdot J \cdot K \cdot L \cdot M \cdot N \cdot O \cdot P \cdot Q \cdot R \cdot S \cdot T \cdot U \cdot V \cdot W \cdot X \cdot Y \cdot Z$ 



UVM\_ALL\_DROPPED UVM\_BACKDOOR UVM\_BIG\_ENDIAN UVM\_BIG\_FIFO UVM\_BIN UVM\_CALL\_HOOK **UVM\_CHECK UVM\_COMPLETED** UVM\_COUNT UVM\_CVR\_ADDR\_MAP UVM\_CVR\_ALL UVM\_CVR\_FIELD\_VALS UVM\_CVR\_REG\_BITS UVM\_DEC UVM\_DEEP UVM\_DEFAULT\_PATH UVM\_DISPLAY UVM\_DO\_ALL\_REG\_MEM\_TESTS UVM\_DO\_MEM\_ACCESS UVM\_DO\_MEM\_WALK UVM\_DO\_REG\_ACCESS UVM\_DO\_REG\_BIT\_BASH UVM\_DO\_REG\_HW\_RESET UVM\_DO\_SHARED\_ACCESS UVM\_DROPPED UVM\_ENUM UVM\_EQ UVM\_ERROR UVM\_EXIT UVM\_EXPORT UVM\_FATAL UVM\_FIELD UVM\_FORCED\_STOP UVM\_FRONTDOOR UVM\_FULL UVM\_GT UVM\_GTE UVM\_HAS\_X UVM\_HEX UVM\_HIER UVM\_HIGH UVM\_IMPLEMENTATION UVM\_INFO UVM\_IS\_OK UVM\_LITTLE\_ENDIAN UVM\_LITTLE\_FIFO UVM\_LOG UVM LOW UVM\_LT UVM\_LTE UVM\_MEDIUM UVM\_MEM UVM\_NE UVM\_NO\_ACTION UVM\_NO\_CHECK UVM\_NO\_COVERAGE UVM\_NO\_ENDIAN UVM\_NO\_HIER UVM NONE UVM\_NOT\_OK

UVM\_OCT UVM\_PHASE\_BOTTOMUP UVM\_PHASE\_CLEANUP UVM\_PHASE\_DOMAIN\_NODE UVM\_PHASE\_DONE **UVM PHASE DORMANT** UVM\_PHASE\_ENDED UVM\_PHASE\_ENDSCHEDULE\_NODE UVM\_PHASE\_EXECUTING UVM\_PHASE\_READY\_TO\_END UVM\_PHASE\_SCHEDULE\_NODE UVM\_PHASE\_SCHEDULED UVM\_PHASE\_STARTED UVM\_PHASE\_SYNCING UVM\_PHASE\_TASK UVM\_PHASE\_TOPDOWN **UVM PORT** UVM\_PREDICT UVM\_PREDICT\_DIRECT UVM\_PREDICT\_READ UVM\_PREDICT\_WRITE UVM\_RAISED UVM\_READ **UVM\_REFERENCE** UVM\_REG **UVM RERUN** UVM\_SEQ\_LIB\_ITEM UVM\_SEQ\_LIB\_RAND UVM\_SEQ\_LIB\_RANDC UVM\_SEQ\_LIB\_USER **UVM\_SHALLOW UVM SKIPPED** UVM\_STOP UVM\_STRING UVM\_TIME UVM\_TLM\_ACCEPTED UVM\_TLM\_ADDRESS\_ERROR\_RESPONSE UVM\_TLM\_BURST\_ERROR\_RESPONSE UVM\_TLM\_BYTE\_ENABLE\_ERROR\_RESPONSE UVM\_TLM\_COMMAND\_ERROR\_RESPONSE UVM\_TLM\_COMPLETED UVM\_TLM\_GENERIC\_ERROR\_RESPONSE UVM\_TLM\_IGNORE\_COMMAND UVM\_TLM\_INCOMPLETE\_RESPONSE UVM\_TLM\_OK\_RESPONSE UVM\_TLM\_READ\_COMMAND UVM\_TLM\_UPDATED UVM\_TLM\_WRITE\_COMMAND UVM\_UNSIGNED **UVM WARNING** UVM\_WRITE

# **Port Index**

#### $\$\#! \cdot 0 - 9 \cdot \textbf{A} \cdot \textbf{B} \cdot \textbf{C} \cdot \textbf{D} \cdot \textbf{E} \cdot \textbf{F} \cdot \textbf{G} \cdot \textbf{H} \cdot \textbf{I} \cdot \textbf{J} \cdot \textbf{K} \cdot \textbf{L} \cdot \textbf{M} \cdot \textbf{N} \cdot \textbf{O} \cdot \textbf{P} \cdot \textbf{Q} \cdot \textbf{R} \cdot \textbf{S} \cdot \textbf{T} \cdot \textbf{U} \cdot \textbf{V} \cdot \textbf{W} \cdot \textbf{X} \cdot \textbf{Y} \cdot \textbf{Z}$

## A

#### after\_export

uvm\_algorithmic\_comparator#(BEFORE,AFTER,TRANSFORMER)
uvm\_in\_order\_comparator#(T,comp\_type,convert,pair\_type)

#### analysis\_export uvm subscriber

analysis\_export#(T) uvm\_tlm\_analysis\_fifo

## В

#### before\_export

uvm\_algorithmic\_comparator#(BEFORE,AFTER,TRANSFORMER)
uvm\_in\_order\_comparator#(T,comp\_type,convert,pair\_type)

#### blocking\_put\_port uvm\_random\_stimulus#(T)

# G

## get\_ap uvm\_tlm\_fifo\_base#(T)

get\_peek\_export
 uvm\_tlm\_fifo\_base#(T)

get\_peek\_request\_export
 uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

get\_peek\_response\_export
 uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

## Μ

#### master\_export

uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

## Ρ

pair\_ap uvm\_in\_order\_comparator#(T,comp\_type,convert,pair\_type)

put\_ap uvm\_tlm\_fifo\_base#(T)

#### put\_export

uvm\_tlm\_fifo\_base#(T)

### put\_request\_export

uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

#### put\_response\_export

uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

# R

req\_export
 uvm\_push\_driver#(REQ,RSP)

#### req\_port

uvm\_push\_sequencer#(REQ,RSP)

#### request\_ap

uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

#### response\_ap

uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

#### rsp\_export

uvm\_sequencer\_param\_base#(REQ,RSP)

### rsp\_port

uvm\_driver#(REQ,RSP)
uvm\_push\_driver#(REQ,RSP)

# S

seq\_item\_port
 uvm\_driver#(REQ,RSP)

# slave\_export uvm\_tlm\_req\_rsp\_channel#(REQ,RSP)

#### Т

### transport\_export

uvm\_tlm\_transport\_channel#(REQ,RSP)